United States Patent [19]

Poland

[54] MICROPROCESSOR SYSTEM HAVING HIGH ORDER CAPABILITY

- [75] Inventor: Sydney W. Poland, Arlington, Tex.
- [73] Assignce: Texas Instruments Incorporated, Dallas, Tex.
- [21] Appl. No.: 783,903
- [22] Filed: Apr. 1, 1977

Related U.S. Application Data

- [63] Continuation-in-part of Ser. No. 714,464, Aug. 16, 1976.
- [51] Int. Cl.² G06F 3/08; G06F 15/02
- [58] Field of Search 235/156; 364/200, 900, 364/706

[56] References Cited

U.S. PATENT DOCUMENTS

3.593.313	7/1971	Tomaszewski et al
3.760.171	9/1973	Wang et al 235/156
3.859.636	1/1975	Cook 340/172.5
3.942.156	3/1976	Mock et al
3.953.833	4/1976	Shapiro
3,971,925	7/1976	Wenninger et al 235/156

OTHER PUBLICATIONS

"National's Scientific Calculator HAS Long-Term

[11] 4,153,937 [45] May 8, 1979

All-Semiconductor Memory", *Electronics*, Jun. 10, 1976, pp. 29-30.

Primary Examiner-Jerry Smith

Attorney, Agent, or Firm-Stephen S. Sadacca; James T. Comfort

[57] ABSTRACT

A microprocessor system with high order capabilities is provided with the two non-volatile memories which are read-only-memories (ROMs) in the disclosed embodiment. A first ROM stores the microcode for controlling the operation of the microprocessor circuits. The second ROM, which is preferably disposed in a module or cartridge, stores a plurality of program codes which are used to address the first ROM. The second ROM's module may be inserted into a receptacle for interconnecting it with the remainder of the microprocessor system. Preferably, a plurality of such second ROMs are available for selectively plugging into the microprocessor system.

Further, a particular embodiment of the microprocessor system with high order capabilities for use as an electronic calculator with high order capabilities is disclosed in great detail.

27 Claims, 20 Drawing Figures











TO DISPLAY

Fig.ll











POSSIBLE MEMORY CONFIGURATIONS









U.S. Patent

Sec. Sec.













Fig. 18i



MICROPROCESSOR SYSTEM HAVING HIGH **ORDER CAPABILITY**

This application is a continuation-in-part of Ser. No. 5 714,464 filed Aug. 16, 1976.

BACKGROUND OF THE INVENTION

This invention relates to microprocessor systems and more specifically to electronic calculators having the 10 capability of solving higher order or complex mathematic problems. It should become evident, moreover, that my invention has utility in other applications making use of microprocessor technology, such as video games, to increase the level of sophistication of the 15 functions performed by the microprocessor.

Electronic calculators have evolved from comparatively simple machines which add, subtract, multiply and divide the data entered into the calculator to machines which can perform sophisticated financial and 20 difficult and unduly increasing power consumption. mathematical operations such as, for example, changing polar coordinates to rectangular coordinates or solving compound or annuity interest problems. The calculator systems developed to date have had a single or multiple read-only-memory (ROM's) in which groups of instruc- 25 tion words are stored as microcode. The different groups of instruction words stored in the ROM cause the calculator's arithmetic unit, memory and display to cooperate to perform desired mathematical operations when instruction words are read out of the ROM. The 30 ble from the calculator's keyboard. ROM is addressed or controlled by a keyboard or other input means associated with the electronic calculator or microprocessor system. Thus, the depression of a key causes a selected group of instruction words to be read out of the ROM and these instruction words are pro- 35 vided to circuits controlling the inputting of data, the storage of data and the manipulation of data to perform the operation or function invoked by the key depressed. Thus, the instruction words generated by the ROM cause data to be entered, stored, and manipulated using, 40 for instance, an arithmetic unit to perform such functions as adding, subtracting, multiplying dividing or performing higher order or complex mathematical operations on the data.

Each instruction word typically has a length of eight 45 to sixteen binary bits, although microprocessors having longer or shorter instruction words are well within the state of the art. The performance of even a relatively simple operation, such as adding two floating point numbers, requires a group of many instruction words. 50 For instance, the addition of two floating point numbers may require as many as 75 instruction words having thirteen bits each, thus absorbing 975 bits of ROM area to be able of performing such a simple operation. Similarly, the subtraction operation has a comparable set of 55 instruction words and so on for other operations and functions. Of course, portions of such sets may be shared for certain operations.

Modern electronic calculators now perform sophisticated arithmetic and financial computations such as, for 60 example, squaring, taking square roots, converting from polar to rectangular coordinates, computing logorithms and trigometric relationships, compounding interest, and other such computations. These computations have typically been implemented into the electronic calcula- 65 tor by increasing the size of the ROM to accomodate the larger number of instruction words associated with these higher order computations. While the size of com-

mercially available ROM's has increased during the past several years, the library of computational programs desired to be implemented in an electronic calculator has grown at even a faster rate. For example, it is desirable to have an electronic calculator capable of performing an entire library of computations related to electrical engineering, mechanical engineering, surveying, or the like. However, an electronic engineering library of computations could comprise, for instance, 45 computational programs or more, each of which require as many as 600 instruction words implemented in a read-only-memory. Thus an entire computational library would include for example, on the order of 27,000 instruction words of thirteen bits each which would require many conventional chips to implement the electrical engineering library in a conventional calculator. Of course, using a large number of chips can significantly increase the cost of an electronic calculator as well as making the packaging for hand-held use more

In the prior art it is also known that an electronic calculator may be provided with the ability to perform higher order calculators by making the calculator programmable and storing the program in a Random Access Memory (RAM) or on a magnetic tape or card. But, in this case, the program is not permanently stored in the calculator, but must be read into the calculator's memories at least each separate time the calculator is energized; thus, such a program is not directly accessi-

It is an object, therefore, of this invention to improve electronic calculators and microprocessors.

It is another object of this invention to increase the number of computational programs stored in an electronic calculator without correspondingly increasing the size of the ROM(s) implemented in the electronic calculator.

It is a further object of this invention to make such computational programs directly accessible from the calculator's keyboard.

It is another object of this invention to store a large number of computational programs in the hand-held electronic calculator using a small number of chips.

It is yet another object of this invention to selectively equip an electronic calculator or microprocessor with different libraries of higher order function, which functions may be accessed from the calculator's keyboard and/or from a program stored in a programmable calculator.

It is still another object of this invention that the particular library with which a calculator is equipped may be changed by the end user thereof.

The aforementioned objects are satisfied as is now described. Generally, and in accordance with the preferred embodiment of the invention, an electronic calculator is equipped with first and second ROM's. The first ROM stores a plurality of groups of instruction words, each group effective for controlling an arithmetic unit to perform basic arithmetic operations such as adding, subtracting, multiplying and dividing, taking square roots, forming logarithmic and trigonometric operations and so forth in response to the operation of the first set of keys on a calculator keyboard. Each of these groups of these instruction words contains on the order of 75 to 200 instruction words. Thus, the first ROM is used as a main ROM as in a conventional calculator microprocessor. The second ROM stores a plurality of sets of program codes. Each set of program codes are capable of performing a higher order mathematical program and are read out of the second ROM in response to operation of a second set of keys on the calculator keyboard. Each program code (which comprises 5 eight binary bits in the embodiment disclosed) is effective for addressing a group of instruction words stored in the first ROM in much the same manner as depression of a key in the first set of keys. Thus, a set of program codes may mimic the depression of a plurality of keys in 10 the first set of keys. Therefore, each higher order mathematical program is preferably a series of the basic arithmetic operations stored in the first ROM combined with operations for entry of data and/or constants. The second ROM reads out program codes which serve to 15 address the groups of instruction words stored in the first ROM. By using the second ROM to store such higher order calculational programs, a second set of keys can be used to input commands triggering a long chain of basic arithmetic operations, including data 20 entry operations, without the chance of human error and at a much greater speed than a human operator. Thus, the second ROM, in the preferred embodiment, stores sets of program codes, each program code effective for addressing the first ROM in much the same 25 manner as a single depression of a key in the first set of keys; therefore, a set of such program codes may be advantageously utilized for a large number of higher order calculational programs in an electronic calculator. Since the second ROM must only store on the order 30 of eight bits, or so, to select or address an entire group of instruction words, it should be evident to one trained in the art by utilizing the second ROM herein disclosed that great economies can be effected in total ROM area, 35 when compared with prior art techniques. While I have referred to first and second sets of keys on the calculator keyboard, it is well known that a single physical key may be used to perform several functions and therefore the keys referred to in the first and second sets may be 40 physically the same keys.

In a further aspect, the second ROM is preferably provided by a chip or chips which may be temporarily plugged into the calculator or mocroprocessor system by the end user thereof. Preferably, the calculator or 45 microprocessor system is operated with one or more such second ROM chips, which chips are selected from a group of chips for operation in the calculator or microprocessor system by the end user thereof, according to the end user's particular needs at any given time. In 50 the embodiment disclosed, a major portion of the second ROM is provided by a plugged-in chip and minor portion is provided by a permanently wired-in chip. Thus, in the embodiment disclosed, the end user may 55 and program steps in the calculator's memory, select which higher order functions are performable according to which particular second ROM chip is plugged into the calculator while a few high order functions stored in the permanently wired chip is inherently a part of the calculator system disclosed. The 60 ory registers on the double SCOM chips. second ROM is disposed in a module for ease of handling by the end user of the calculator or microprocessor.

While a calculator system is disclosed herein in detail, it should be evident to those skilled in the art that my 65 invention may also be used in applications other than calculators where a microprocessor with high order capability may be advantageously utilized.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as further objects and advantages thereof, will be best understood by reference to the following detailed description of an illustrative embodiment, when read in conjunction with the drawings, wherein:

FIG. 1 is a pictorial view of an electronic portable calculator of the type which may embody the invention;

FIG. 2 is a simplified block diagram of a multi-chip calculator system which may be utilized in practicing the present invention;

FIGS. 3a-3b are detailed block diagrams of the arithmetic chip featured in FIG. 2;

FIG. 4 is a detailed block diagram of the SCOM chip featured in FIG. 2;

FIGS. 5a-5e depict in representative form the instruction words decoded by the arithmetic and SCOM chips:

FIG. 5f depicts the originization of the EXT signal; FIG. 5g depicts the first ROM address as stored in the address register;

FIG. 5h depicts the instruction words decoded on the second ROM chip and selected instruction words decoded on the arithmetic chip, but which may be conveniently employed in connection with the utilization of second ROM chip;

FIGS. 6a-6b are timing diagrams showing the timing of various parts of the multi-chip system;

FIG. 7 is a representation of the keyboard input matrix:

FIGS. 8a-8d are a composite schematic diagram of the arithmetic chip of FIG. 2;

FIGS. 9a-9e are a composite schematic diagram of the SCOM chip of FIG. 2;

FIGS. 10a-10r are schematics of certain circuits used in FIGS. 8a-8d and 9a-9e;

FIG. 11 is a block diagram of a modern electronic calculator equipped with one embodiment of the invention:

FIG. 12 is a block diagram of another embodiment of the invention which may be utilized with a modern electronic calculator of the type depicted in FIG. 11;

FIG. 13 is a pictorial view of an electronic calculator having an opening for removeably receiving a packaged second second ROM chip;

FIG. 14 is a simplified block diagram of a multi-chip calculator system utilizing the present invention;

FIG. 15 is a function diagram of the logical organization of data stored in the second ROM;

FIG. 16 depicts the variable boundary between data

FIG. 17 is a block diagram of the second ROM chip; FIGS. 18a-18i form a composite schematic diagram of the second ROM chip; and

FIG. 19 is a representation of data stored in the mem-

LOCATION OF THE DRAWINGS

FIGS. 1, 5h, 7, and 11-19 accompany this patent. FIGS. 2, 3a-3b, 4, 5a-5g, 6a-6b, 8a-8d, 9a-9e and 10a-10r are hereby incorporated by reference from U.S. Pat. No. 3,900,722, entitled "Multi-Chip Calculator System Having Cycle and Subcycle Timing Generators", which issued on Aug. 19, 1975 to Michael J.

5 Cochran and Charles P. Grant, Jr. and which is assigned to the assignee of this invention.

CONCEPTUAL DESCRIPTION

Referring to FIG. 1, an electronic portable calculator 5 of the type which may employ features of this invention is shown in pictorial form. The calculator 1 comprises the keyboard 2 and the display 3. The display 3, in one embodiment, consists of twelve digits or characters, each provided by an array of light emitting diodes or 10 characters, such provided by an array of light emitting diodes, a liquid crystal display, gas discharge tube or other display means. The display is preferably implemented to having eight mantissa digits, two exponent digits, and two character places for negative signs, etc., 15 (one for the mantissa and one for the exponent), thereby permitting outputting the data in scientific notation for instance. Of course, the type of display and the number of digits displayed is a design choice. Ordinarily, the display would be of the seven segment or eight segment 20 variety, with provisions for indicating a decimal point for each digit. The display 2 includes a number of keys (0-9), a decimal point key, the conventional plus (+), minus (-), multiply (\times), divide (\div), and equal (=) keys. Further the keyboard perferably includes keys for 25 exponentation $(Y^x \text{ and inverse } Y^x)$ and trigonometric relationships (Sine X, Cosine X, and Tangent X). The calculator is further provided with OP Code Keys for performing special functions such as slope, intercept, plotting operations, alphanumeric operations and the 30 like. Further, the calculator may be provided with keys for storing (STO) and recalling (RCL) data from memory, for clearing the calculator (CLR) and for clearing the last entry (CE). The keys used to access higher order functions will be described subsequently.

In FIG. 11, there is shown in block diagram form, the basic elements of a modern electronic calculator implemented on one or more semiconductor chips. It is to be understood that the block diagram of FIG. 11 is not intended to represent the block diagram of a detailed 40 representation of electronic calculators, but is merely intended to indicate how the additional elements of an electronic calculator system having higher order capability are incorporated into a typical electronic calculator. Subsequently, it will be explained in detail how my 45 invention may be praticed with the multi-chip calculator system depicted in FIGS. 2-19. The calculator of FIG. 11, is shown with a clock 40 which provides clocking signals for transferring data throughout the electronic calculator and provides scanning signals for 50 scanning the display 3 and keyboard 2 or other data entry means. The inputs for the keyboard 2 are provided to keyboard logic 41 which provides an address in response to the depression of a particular key to program counter 23. It should be evident to one skilled 55 in the art that keyboard logic 41, as well as other logic circuitry, may be implemented in the calculator as the elements described or may be implemented as a part of read only memory 20 and instruction word decoder logic 96.

The address received from keyboard logic 41 is inserted into program counter 23 and is utilized in addressing the First Read-Only-Memory (ROM) 20. First ROM 20 contains the microcode for performing basic arithmetic operations and outputs an instruction word 65 in response to the address contained in program counter 23. Program counter typically includes an add-one circuit for incrementing the address in program counter

23. Thus, program counter 23 causes a group of instruction words to be read out of First ROM 20 in response to the incrementing of program counter 23, each instruction word being read out during an instruction cycle. The group of instruction words read out of First ROM 20 corresponds to the address received from keyboard logic 41.

The instruction words read out of First ROM 20 are decoded by instruction word decoder logic 96 to provide instruction commands to program counter 23, arithmetic unit 45 and data control 44. The instruction commands provide to program counter 23 enable branches to be executed by inserting a new address into program counter 23 in response to a branch instruction command stored in First ROM 20. Instruction commands provided to data control 44 and arithmetic unit 45 control the manipulation of numeric data in the calculator. Instruction word decoder 96 is also interconnected with a counter 47 and a latch 46 in my electronic calculator system having higher order math capability.

Data control 44 is interconnected with display register 49, operational registers 43 and with the arithmetic unit 45. Display register 49 stores the number displayed by the display 3 and has associated therewith a plurality of operational registers 43 which are used in conjunction with arithmetic unit 45 to perform arithmetic operations in response to particular instruction commands. Output drivers 42, interconnect display register 49 with a display 3 for decoding the electrical signal, stored in display register 49 and for driving display 3. Data control 44 comprises a series of selector gates for interconnecting the appropriate operational registers 43 and display register 49 with the arithmetic unit 45, with portions of instruction words, (if need be), or with logic signals from keyboard 2 (if need be). 35

Numeric data is inputted into display register 49 from keyboard 2 either by a data path from keyboard logic 41 via data control 44 under the control of appropriate instruction commands or by inputting selected portions of an appropriate instruction word in response to selected instruction commands. The electronic calculator system hereinbefore described, that being the portion shown within the reference a dashed line in FIG. 11, basically corresponds to the type of electronic calculators known in the prior art. Exemplary of the prior art calculators systems is the calculator system depicted in FIGS. 2-10.

Also in FIG. 11, there is shown a counter 47 and a latch 46 which is responsive to outputs from instruction word decoder logic 96. The counter 47 has an output for addressing a Second ROM 48. Second ROM 48 outputs a program code in response to the inputted address, the program codes being outputted via latch 46 to program counter 23. When keyboard logic 41 decodes keyboard outputs indicating that a higher order math calculation is to be executed, the higher order math calculation being preferably a series of basis arithmetic functions and operations of the type implemented in first ROM 20, keyboard 41 preferably input an ad-60 dress into program counter 23 which causes First ROM 20 to branch to a location therein for calling a program from Second ROM 48. When a program is called from Second ROM 48, instruction word decoder logic 96 first sets latch 46 to permit the program codes outputted by Second ROM 48 to be inputted into program counter 23. The program codes outputted by Second ROM 48 effectively transmit an address into program counter 23 for addressing First ROM 20. The first such

code preferably causes the First ROM 20 to branch to a location for performing the first basic arithmetic operation or function required by the Second ROM 48 program. The program codes may take the same logical format, for instance, as the output from keyboard logic 5 41. When calling a program from Second ROM 48, instruction word decoder logic 96 also transmits an address into counter 47, the address being the first location in Second ROM 48 of the called program. It should be evident, moreover, that counter 47 could be loaded 10 with an address directly from keyboard logic 41 in lieu of from instruction decoder logic 96, this being essentially a design choice.

After the first program code is read out of Second ROM 48 via latch 46 and loaded into program counter 15 23 then First ROM 20 cycles through a group of instruction words to accomplish the indicated basic arithmetic operation or function. Of course, the number of instruction cycles required to accomplish the indicated operation or function depends on, for instance, a num- 20 ber of instructions contained for that basic operation or function in First ROM 20. As is well known, those operations or functions which are accessible via keyboard logic 41 from keyboard 2, usually contain instruction words for causing the display to be enabled at the 25 end of the function or operation addressed in First ROM 20. Since, however, another program code is to be read from Second ROM 48 and inserted into program 23 upon accomplishment of the indicated function or operation, counter 47 includes an add-one circuit 30 which is responsive to, for instance, a display command or other such commands located near or at the end of a group of instruction words in First ROM 20 for accomplishing a basic arithmetic operation or a function. When the display command or other such command is 35 decoded by instruction word decoder logic 96, the add-one circuit in counter 47 increments and causes Second ROM 48 to read out the next program code of the called program via the set latch 46 to program counter 23, which in turn causes First ROM 20 to cycle 40 through another group of instructions to accomplish the function or operation indicated by the outputted program code. Again, towards the end of this next basic arithmetic function or operation, a display code or other such code will be decoded in instruction word 45 decoder logic 96 causing the add-one circuit in counter 47 to increment counter 47, the cycle repeating itself.

The advantages of Second ROM 48 and associated counter 47 and latch 45 should be evident to one trained in the art. This system permits equipping an electronic 50 calculator with the capability of performing higher order calculational programs: for instance, changing polar coordinates to rectangular coordinates, doing financial calculations or solving complex engineering equations using significantly less total ROM area than 55 would be required if such programs were implemented only in First ROM 20. Additionally, it should be evident that while the foregoing discussion has suggested that a program code read from Second ROM 48 mimics keyboard logic outputs from keyboard logic 41, the 60 program codes read from Second ROM 48 could, in lieu thereof or in addition thereto, have codes which do not mimic the outputs from keyboard logic 41, but rather, for instance, would cause the program counter 23 to branch to locations in First ROM 20 which are not 65 directly accessible from the keyboard. Thus an output from Second ROM 48 may cause program counter 23 to branch to a location in First ROM 20 which could not

be accessed directly from the keyboard 2 via keyboard logic 41. One purpose for such a program code would be a program code in a called program to indicate that the end of the program had been reached. This program code, which I shall refer to as the "return" program code, preferably causes program counter 23 to branch to an address location in First ROM 20 which would contain a group of instructions for resetting latch 46 and for displaying the contents of display register 49. The display instruction preferably follows the reset latch instruction, so that when the display command causes counter 47 to increment (if so used), no branching will occur in response thereto at program counter 23. Also latch 46 inhibits outputs from Second ROM 48 from being inserted into program counter 23 whenever a display instruction or other such instruction is decoded by instruction word decoder logic 96 incrementing the add-one circuit in counter 47 when the calculator has not called a program from Second ROM 48. Referring now to FIG. 12, there is shown a partial block diagram of a second embodiment of my calculator system having higher math capability. The latch 46 and counter 47 are interconnected with program counter 23 and instruction word decoder 96 as done in the embodiment shown in FIG. 11. In fact, this embodiment is similar to the embodiment in FIG. 11, except that a superroutine stack register 91 and an associated superroutine latch 92 have been interconnected with counter 23; stack 91 is responsive to outputs from instruction word decoder logic 96. Thus, the program codes outputted from Second ROM 48 are passed to program counter 23 via latch 46; counter 47 is used to address Second ROM 18 and is responsive to instruction word decoder logic 96 for inserting an initial address therein and for incrementing that address in response to decoded display commands, for instance. The superroutine stack 91 functions to either receive an address from counter 47 or to output an address to counter 47, both functions being in response to outputs from instruction word decoder logic 96. Superroutine stack 91 is a multi-level stack and functions in normal last-in-first-out mode. Superroutine stack 91 may be advantageously utilized in calculator systems with higher math capability so that the program codes stored in Second ROM 48, in addition to prescribing addresses for performing basic arithmetic operations and functions according to microcode stored in First ROM 20, may also use First ROM 20 for addressing Second ROM 48 itself. The advantages of this superroutine stack 91 may be best seen by example. For instance, Second ROM 48 may be implemented with program codes to perform the factorial function, and during the calculation of statistical programs, such as combinations and permutations, it is often advantageious to be able to use the factorial function. If a factorial function and the statistical combination function are both implemented in Second ROM 48, then the combination function program may call the factorial function, if a superroutine stack 91 is utilized. The point of exit from the combination function program must be stored so that the program can return thereafter accomplishing the factorial function. Thus, the address in counter 47 to which the program must return in Second ROM 48 after accomplishing the factorial function is stored in superroutine stack 91 because a new set of addresses will be loaded into counter 47 when the factorial function is executed. Whenever an address has been stored in superroutine stack 91, superroutine latch 92 is set. Further, as aforementioned, the factorial program will preferably have a

"return" program code loaded in Second ROM 48 at the end thereof. This return code normally causes latch 46 to be reset. However, the return code is inhibited from setting latch 46 when superroutine latch 92 has been set. Latch 46 is not reset at this time because the 5 program codes being read from the Second ROM 48 must continue to be inserted in program counter 23 to carry out the main program, eg, the combination function program in the aformentioned example. Although the return code is not used to reset latch 16 if superrou- 10 tine latch 92 is set, the return code is used to "pop" the address in the stack back into counter 47. Since stack 91 is a multi-level stack, several levels of "superroutines" may be utilized.

Preferably, the second ROM 48 is implemented by a 15 ROM chip which is provided with a package permitting it to be plugged into the aforementioned electronic calculator. The second ROM chip is preferably packaged in a form to facilitate handling by the end user of the calculator to permit easy installation of that chip 20 into the electronic calculator. Preferably, the electronic calculator system of this invention receives, at any given time, one second ROM chip, but the operator thereof selects which particular second ROM chip is plugged into the calculator system. The operator ROM 25 chips each programmed to perform different types of high order functions. For instance, one or a plurality of second ROM chips may be provided for performing statistical problems while another ROM chip or chips is provided for performing surveying problems; still yet 30 another second ROM chip or chips may be provided for performing aviation or navigational problems, for instance. Thus the end user of the calculator can configure a basic calculator to perform many different types of high order functions depending upon the particular 35 struction word storage capacity. The ROMs 20a and library available in the particular second ROM chip or chips plugged into the electronic calculator of this invention.

Referring to FIG. 13, there is shown an electronic calculator having an opening 4 for exposing contacts 5, 40 which are connected to the electronics of the calculator. Opening 4 is preferably provided on the rear side of the calculator case 1 as shown in the FIG. 1 and forms, with contact 5, a receptacle for receiving module 48a. Opening 4 is adapted to removably receive the second 45 instruction word appearing in the third column. The ROM 48, which is not shown in FIG. 13, but which is disposed in module 48a. Second ROM chip module 48a has contacts (not shown) which mate with contacts 5 for connecting the second ROM 48 therein to the electronic calculator. Door 6 may be closed to retain mod- 50 ule 48a in opening 4 during normal operation.

THE SPECIFIC EMBODIMENT IN A PROGRAMMABLE CALCULATOR

Having described how the second ROM is advanta- 55 geously used with an electronic calculator, a particular embodiment of the second ROM in a particular calculator is now described.

Referring now to FIG. 14, there is shown a detailed block diagram of an specific embodiment of a program- 60 mable electronic calculator employing the second ROM 48 of this invention. In FIG. 14, there is shown a plurality of chips (48', 10, 12a, 12b, 13, 14a-d and 18). Chips 10, 12a, 12b, 13, and 18 have heretofore been described in some detail in prior U.S. Patents and Patent 65 Applications and therefore reference will be made to U.S. Patents or U.S. Patent Applications, as the case may be, for a detailed description of these chips. The

following discussion will basicly relate to how chips 10, 12a, 12b and 13 cooperate with a second ROM chip 48'; which is desccribed hereafter in detail, to implement a calculator having high order capability.

The calculator's arithmetic chip 10 has a plurality of Registers 50a-50e for storing numeric data, an Arithmetic Unit 55 for performing arithmetic operations on the data stored in Registers 50a-e, Flag Registers 53a-b for storing a plurality of flags, a keyboard register 54 which is (1) loadable with a decoded keyboard address derived from the calculator's keyboard, (2) loadable from a subroutine register or (3) loadable from the second ROM chip 48'. Arithmetic chip 10 is described in detail in aforementioned U.S. Pat. No. 3,900,722 which issued to Michael J. Cochran and Charles P. Grant, Jr. on Aug. 19, 1975 and which is assigned to the assignee of this invention. Line 21, column 4 through line 31, column 44 of U.S. Pat. No. 3,900,722 is hereby incorporated herein by reference.

U.S. Pat. No. 3,900,722 discloses a multiple chip calculator system employing the aforementioned arithmetic chip 10 and a scanning and read-only-memory (SCOM) chip. U.S. Pat. No. 3,900,722 discloses that eight SCOM chips may be utilized in a single calculator system. Referring again to FIG. 14, chips 12a and 12b are each double SCOM chips; a double SCOM chip is the equivalent to two SCOM chips of the type disclosed in U.S. Pat. No. 3,900,722 implemented on a single chip of silicon, with the F and G registers thereof replaced by a single eight register memory of the type disclosed in U.S. Patent Application Ser. No. 745,157 which was filed Nov. 26, 1976 and which is assigned to the assignee of this invention.

External ROM chip 13 provides for increased in-20b on double SCOM chips 12a and 12b and the ROM 20c on chip 13 provide the first ROM 20 for storing the microcode which controls the operation of the calculator system. The microcode stored in ROM's 20a-20c is listed in Tables IIa-IIc, respectively. ROM 20c is a 1 K×13 bit ROM while ROMs 20a-20b are each 2.5 $K \times 13$ bit ROMs.

Referring briefly to Tables IIa-IIc, the first column thereof is the hexidecimal address of the microcode second column identifies the chip in which the microcode is stored. TMC-582 and TMC-583 are the two double SCOM chips 12a and 12b; TMC-571 is the external ROM chip 13. The fourth through nineteenth columns contain instruction words whose addresses are incremented by one for each column, reading from left to right. Thus, in Table IIa, the seventeen instruction words in the first row, columns three through nineteen are located at hexidecimal addresses 0000 through 0010. The instruction words are in hexidecimal format also and correspond to the instruction words identified in FIGS. 5a-5h.

As explained in U.S. Pat. No. 3,900,722, the arithmetic chip 10 and the double SCOM chips 12a and 12b are interconnected by lines for exchanging the following control signals: external (EXT), input/output (I/O), instruction words (IRG), and IDLE. External is a serial data channel which may be used, for instance, for addressing ROMs 20a-20c using an address stored in the keyboard register 54 when the PREG bit thereof is a logical one or for inputting or outputting serial data depending on the instruction word outputted on IRG (when the PREG bit is a logical zero). I/O is a four bit parallel data channel for transferring data in bit parallel, digit serial fashion under control of construction words outputted from ROMs 20a-20c. IRG is a serial channel for transmitting the instruction word from the particular ROM 20a-20c controlling the operation of the sys- 5 tem.

In FIG. 14, there are shown four multi-register chips 14a-14d which are connected to the I/O, IRG, and **IDLE** lines. These multi-register chips are essentially random access memory (RAM) chips which are utilized 10 for storing the data used by the calculator system and programmed functions. It should be evident that the numbers of such chips as well as the size of the RAMS thereon is a design choice.

The magnetic card reader chip 35 is responsive to 15 EXT, IRG and IDLE for inputting digital information to the calculator system from magnetic cards or outputting digital information from the calculator system to magnetic cards. Chip 35 is described in greater detail in U.S. Pat. Application 622,288 filed Oct. 10, 1975 and 20 now U.S. Pat. No. 4,006,455. Of course, the use of a card reader is a design choice. If chip 35 is not utilized, the diode and switch 7 shown in FIG. 7 should be omitted. Switch 7 closes in response to a card being inserted into the card reading mechanism associated with chip 25 diagram of how the program codes are organized on the 35

Printer chip 18 may be used to provide the calculator of this invention with printing capability. It should be evident that the utilization of printer chip 18 is a design choice and further this chip may be either permanently 30 installed in a printer calculator or may be installed in a print cradle, such as the PC 100a cradle manufactured by Texas Instruments Incorporated of Dallas, Texas which print cradle may be interfaced with a hand-held calculator provided with printing capability. Chip 18 is 35 described in greater detail in U.S. Pat. Application Ser. No. 428,492 filed Dec. 26, 1973 and now U.S. Pat. No. 4.020.465.

The second ROM chip 48' is interconnected with the calculator system via external, IRG and IDLE. Chip 48' 40 includes a second ROM 48 of the type heretofore discussed plus various control circuits for interfacing it with the remainder of the calculator system disclosed. As previously mentioned, second ROM chip 48' is preferably removable from the calculator of this invention 45 and therefore a plug assembly 43 is provided for ease of removal and insertion. Preferably, the calculator of this invention is provided with a plurality of such second ROM chips 48', at least any one of which may be connected into the calculator system at any given time. 50 This plurality of ROM chips 48' are programmed to provide different types of problem solving capabilities. For instance, one chip 48' might be implemented with programs for solving statistical problems while another might solve financial, surveying, navigation, medical, 55 mechanical or electrical engineering problems, or the like. Moreover, it should become evident to those skilled in the art, that a plurality of such chips 48' might be interfaced with a calculator at one time if such chips were provided with a chip selection means for identify- 60 ing which second ROM chip 48' is being addressed at any given time. Such chip selection circuits, while not used in the embodiment herein disclosed, are well known in the art.

While the second ROM of this invention is described 65 as a read-only-memory, it should be evident to those skilled in the art that second ROM might be an electrically alterable device, such as an EPROM, or the like.

Similarly, a bubble memory or other such non-volatile memory means could also be utilized as a second ROM.

In Table VIII there is a listing of program codes used in a general purpose second ROM chip 48' to perform such operations as: performing a diagnostic checks, complex math operations, matrix math operations, matrix inversion, annuity and compound interest operations, permutation and combination calculations and the like. The program codes are listed in columns 3-19 of Table VII. The address of the program code in column three is given in column one and the addresses of the other program codes on the same line increment by one for each column reading from left to right.

ORGANIZATION OF PROGRAMS STORED IN THE SECOND ROM

As it has been previously discussed, the second ROM stores a plurality of program codes for performing high order functions. The organization of these program codes on chip 48' is now described in detail. In this embodiment, the program codes comprise a pair of four bit binary coded decimal (BCD) digits. Therefore, these codes may be any number between 00 and 99.

Referring now to FIG. 15, there is shown a functional second ROM of chip 48' and preferably a second ROM implemented in a pluggable package. In this embodiment ROM 48 stores on the order of 5,000 eight bit program codes. Referring now to FIG. 15, a rectangle thereon represents an eight bit code outputtable from ROM 48 in response to an address. Second ROM 48 stores a plurality of programs, which are for ease of addressing, arranged on "pages". Several programs are preferably allocated to each page. When a program is second ROM 48 is to be accessed from the calculator's keyboard, the operator depresses the "2ND" key and the "program" key (PGM) in this embodiment. The operator next enters a two digit number indicating the page upon which the program he or she wishes to access exists. For instance, if he or she wishes to access a program on page twelve, he or she would depress the one and two number keys. The operator knows upon which page the desired program exists because a program directory is preferably supplied along with a pluggable second ROM chip 48'. The operator then preferably enters a label to uniquely identify the particular program which is desired on the page previously entered. This is done by depressing either a particular label key A-E or A'-E' or the subroutine key (SBR) followed by a non-number key (e.g., SBR,=; or SBR, X^2 ; or the like). Depressing the subroutine key and entering a three digit address preferably causes a branch to the location equal to the sum of the inputted address plus the address of the first program code on the inputted page.

The calculator is preferably permanently programmed to first read out the program code at location 0000 which indicates the number of pages stored on that particular second ROM 48. This number is compared with the inputting page number to assure that the inputted page number exists in second ROM 48. Next the security code at location 0001 is preferably outputted for examination, the function of which will be later described. The next step is to address second ROM 48 with the entered page location, the address being derived by multiplying the inputted page number by two. For example, if page 02 is entered, then the address to be used is 0004. At address 0004 is a top half of the

address (the thousands and hundreds digits) for the beginning point of the second page. At address 0005 is the bottom half of the address (the tens and units digits). The program codes at locations 0004 and 0005 define the address where the second page begins in second ROM 48. Locations 0006 and 0007 will also be read out to provide the address of the beginning point of the third page, which is indicative of the ending point of the programs stored on the second page. Thus the address 0005 is used as the starting point for a label search and the address of a third page is used to define the ending point of that search.

The program in second ROM 48 is caused to branch to the program code which occurs at the starting point 15 of page two. At page two in second ROM 48, the label search is commenced by reading out program codes sequentially until either the label being searched for is detected or the beginning point of page three is encountered, indicating that the label being searched for does 20 not exist on the page selected. The label being searched for is either a particular label program code (Table III code 10-19) or the label program code (Table III, code 76) followed by a particular non-numeral program code. When the last page is selected, then the address of 25 the last page, as well as the last address on that page are read out to fulfill the function of reading out the addresses of pages 2 and 3 in the foregoing example. This sequence of events is also diagrammatically depicted in FIG. 15.

Referring now to Table III, there is shown a list of the program codes 00-99 preferably used in the calculator system of this invention along with the corresponding functions performed by these codes and the key sequences used to generate the codes when generated 35 from the keyboard. As can be seen, certain program codes may not be directly generated from the calculator's keyboard. The functions performed by the program codes listed in Table III should be evident to those skilled in the art based on the description set forth in 40 Table III. By way of further clarification, however, the inverse function key (INV) is used to perform the inverse of the function indicated for selected keys. For instance, the inverse function key when combined with the LNx key causes the calculator to take the number 45 ex in lieu of taking the natural logorithm of the number x. The indirect addressing key (IND, which must be used in combination with the 2ND key, of course) is used with the memory operation keys and "go to" or "conditional go to" keys (GTO, $X \times T$ or $X \ge T$) to 50 indicate that the number following the program code does not describe either the memory used (if a memory operation) or the branching location (if a go to or conditional go to operation), but rather identifies the particular memory whose contents define either the particular 55 memory to be used (if a memory operation) or the branch address (if a go to type instruction).

Referring again to Table III, program codes 00-09 define the ten numeral keys and the remaining program codes are defined according to the following conven- 60 tion. The first number thereof identifies the keyboard row in which the key is located and the second number defines the keyboard column in which the key is located, for the basic functions which may be accessed by a single key push. For functions accessed by multiple 65 key push sequences, selected merged program codes are utilized. For instance, when the 2ND key is combined with another key to perform the operations indicated,

the number 5 is added to the basic program code (without a carry) to generate the merged program code. Thus, for example, the label A is stored as a program code "11" whereas the label A', which requires the 2ND key to be actuated before the A key, is stored as 5 program code "16". Program codes which otherwise would define those keys performing the numeral functions (eg, 0-9), are reserved for selected merged program codes or for program code not directly generated of the second page derived from locations 0004 and 10 at the keyboard. For example, program codes 62, 63, 64, 72, 73, 74, 83 and 84 are used for merged program codes wherein the IND key is used. Program codes 82 and 92, which are not defined according to the foregoing convention, define a heirarchy address function and the "return" function. The "return" function has already been mentioned and the heirarchy address function is used to address the eight registers on one of the double SCOM chips, which are set aside for heirarchy control purposes. This calculator system utilizes the algebraic operating system disclosed in U.S. Patent Application Ser. No. 708,958 filed July 26, 1976, for heirarchy control purposes. The heirarchy address code (82) is followed by another program code to define the heirarchy register and operation involved or to define a conditional return, whose function will be mentioned later. The meaning of the program code following the heirarchy address code is set forth in Table IV.

The use of such codes which are not directly accessible from the keyboard permit the accomplishment to 30 special functions or entry in to date areas which are normally isolated from the operator.

The operation code (OP) is used with a following program code for calling the special functions identified in Table V. These routines are implemented in this calculator either in microcode alone or by using second ROM addressing techniques. The second ROM area for such operation code functions is located in the constant ROM areas of double SCOM chips 12a and 12b. Approximately half of the constant ROM in double SCOM chip 12a is used for storing constants in the manner contemplated by U.S. Pat. No. 3,900,722 while the other half of that constant ROM and all of the constant ROM in double SCOM 12b is used for storing program codes, as defined in Table III, in the manner generally set forth in U.S. Patent Application Ser. No. 714,464, filed Aug. 16, 1976. The contents of the constant ROMs are listed in Table VI hereof. Eight two digit program codes are stored in each constant storage area in the constant ROMs. The codes are stored from right to left; thus the first program code in constant area sixteen is an 82. The addresses of these program codes for discussion purposes will be: Constant number hyphen one of eight locations. Thus, the address of the first program code on constant area sixteen (82) is 16-0, while the third program doce in constant area eighteen (43) is 18-2. Locations 16-0 through 24-2 contain a slope-intercept routine. The other routines in the constant ROM area are defined in Table VIa. As can be seen, the functions stored in the constant ROM areas are accessed either by OP codes or by normal keyboard entries; for example, the polar to rectangular conversion function is stored in the constant ROM areas and is accessed by depressing the $P \rightarrow R$ key on the keyboard.

The program codes in Table VI make use of the conditional return program code (82 followed by 20). The conditional return evokes a return function only when all the program codes for the accessed function have been read out. For instance, if the variance is being

calculated, the conditional return stored at locations 26-2 and 26-3 is ignored so that after having found the mean according to the program codes at locations 24-3 through 29-2 is performed. The hierarchy address function (program codes 82,-) used with several routines to 5 address the hierarchy registers in order to maximize the addressable storage area available in RAM chips 14a-14d.

STORING A KEYED-IN PROGRAM

When the operator desires to utilize his or her own program in lieu of a program stored in the first or second ROM's, he or she may do so by an appropriate key sequence for storing keyboard enterable program codes of Table III in RAMs 14a-14d. RAMs 14a-14d may 15 also be used for storage of numeric data, i.e, the results of the calculations performed by this electronic calculator. Normally, RAMs 14a-14d provide a storage for storing 480 program codes while RAMs 14c and 14d provide 60 addressable memory locations for storing 20 numeric data. By depressing 2ND, OP, 1, 6, the operator may determine which data configuration RAMs 14a-14d are in; in this case, the number 479.59 would be outputted. The number to the left of the decimal point is the maximum address in RAMs 14a-14d for program 25 48. steps, while the number to the right is the maximum address in RAMs 14a-14d of memory registers.

By inputting a number between one and ten, 2ND, OP, 1, 7; the inputted number is used as the number of decodes of memory registers set aside in RAMs 14a-14d 30 and the resulting configuration is displayed in the aforementioned manner. For example, inputting 7, 2ND, OP, 1, 7 results in RAMs 14a-14d being repartitioned with seventy memory registers and 400 program step locations; also 399.69 would appear in the display. 35

RAMs 14a-14d can store up to 120 sixteen digit words and can be partitioned to store as many as 960 program codes with no addressable memory registers to as few as 160 program codes with 100 addressable memories in this embodiment. As can be seen from FIG. 16, 40 the addressable memory locations may be traded at the rate of 10 for 80 program step locations when repartitioning takes place. Of course, the precise number of memories as well as the range of possible data configurations is a design choice. 45

The partitioning data is stored in digits 3-8 of register 13 on double SCOM chip 14b (see FIG. 19). Digits 8-6 holds the actual address in RAMs 14a-14d defining the location of memory 00 while digits 5—5 hold the largest number assigned to a memory. Thus, in the normal 50 479.59 configuration, 060 is stored in digits 8-6 while 059 is stored in digits 5-3. Attempting to branch to a program location equal to or greater than the contents of digits 8-6 causes an error condition, as does addressing a memory greater than the number in digits 5-3 of 55 register 13.

Referring again briefly to FIG. 14, the down load operational code may be utilized to permit a page in second ROM 48 to be loaded into the program code storage area of RAMs 14a-14d. The security code in the 60 second ROM 48 to be down loaded must be a 00 to permit the down loading to occur. A 01 security code inhibits the down loading operation, thereby helping to maintain the secrecy of the programs stored in second ROM 48 should that be desired. If the security code bit 65 is set, then the programs in the second ROM may be utilized to perform the function indicated but the series of program codes may not be read out of the calculator

to the operator. After a program is down loaded into RAMs 14a-14d, the operator has free access for examining the program and altering it as he or she sees fit.

ALPHANUMERIC PRINTING OPERATIONS

Operational (OP) codes 00-07 are used for alphanumeric printing operations when the calculator of this invention includes a printer. For example, a thermal printer in combination with printing chip 18, such as 10 that provided by the PC-100a disk unit manufactured by Texas Instruments Incorporated of Dallas, Tex. may be used. The twenty character position PC-100a printer may be utilized for printing a line of alphanumeric characters chosen by the operator by loading five two-digit character codes from the display register into four printing buffers. These two-digit alphanumeric character codes are listed in Table VII. The display register is first loaded with five two-digit codes from the keyboard, which are transferred to one of the buffers by OP01-OP04 codes; of course, each buffer stores one fourth of a line of characters.

The contents of the buffers are printed by a 2ND, OP, 0, 5 key sequence or by encountering 69, 05 program codes from either the RAMs 14a-14d or second ROM 48.

OP code 06 causes the printing of the contents of one buffer and the numeric contents of the display register.
OP code 07 prints an asterisk in the column corresponding to the interger portion of the number then in the 30 display register, provided that number is in the range of 0-19. Thus, OP code 07 is preferably used for plotting a series of answers obtained by the calculator. Of course, the range 0 to 19 is a design choice and, of course, to make better use of this plotting capability, the answers 35 to be plotted are preferably first normalized to occur within the range 0 to 19.

DESCRIPTION OF THE SECOND ROM CHIP AND THE INTERFACE BETWEEN THE SECOND ROM CHIP AND THE OTHER CALCULATOR CHIPS

Referring now to FIG. 17, there is shown a block diagram of second ROM chip 48'. The second ROM 48 implemented thereon, is provided by binary coded deci-45 mal (BCD) ROM 600. The output of BCD ROM 600, which outputs the program codes listed in TABLE III, for instance, is connected to serializers 605 and 606. Serializer 605 converts both the high digit and low digit of the program code to serial format and supplies it to a digit selector. The serializer 606 converts only the high digit of the program code to serial and also supplies it to digit selector 607. Digit selector 607 provides the output of serializer 605 to external output control 608 in response to a decoded FETCH instruction or supplies the output of serializer 606 to external output control 608 in response to a decoded FETCH HIGH instruction.

BCD ROM 600 is addressed by an address in program counter 601. The address in program counter 601 preferably is a BCD four digit numeral. The address in program counter 601 is incremented each time a FETCH (but not a FETCH HIGH) instruction is decoded and is maintained in BCD format by an one bit/BCD corrector 604. Program counter 601 may be loaded one digit at a time with a digit appearing on External (EXT) via digit controls 602a-602d. Digit strobe 603 controls which one of the digit control 602a-602d is enabled; digit strobe 603 sequentially enables digit controls 602a-602d in response to a decoded UNLOAD PC (unload program counter) or a LOAD PC (load program counter) instruction. Digit strobe 603 is reset by a decoded FETCH instruction. The digit control 602a-602d enabled by digit strobe 603 inputs a single digit (four bits) of the four digit number from the EXT bus in response to a decoded LOAD PC instruction, the number being obtained from the bits occurring during state times S3-S6 on the EXT bus. Also, the enabled digit control 602a-602d outputs a digit from 10 length complicates the transferring of the low and high program counter 601 to the EXT bus in response to a decoded UNLOAD PC instruction.

State time generator 609 outputs an indication to state time PLA 610 of which one of the 16 possible state times of an instruction cycle the calculator is in. State 15 time generator 609 is responsive to IDLE for maintaining the state times generated thereby in phase with state times generator on the arithmetic chip 10 or double SCOM chips 12a and 12b, for instance. State time PLA 610 outputs selected timing signals to the various logic 20 this addressing sequence could be simplified if the I/O circuits and also to serial instruction decode 611. Serial instruction decode 611 is also responsive to the serial instruction words appearing on IRG. Serial instruction decode 611 decodes the aforementioned FETCH, FETCH HIGH, UNLOAD PC and LOAD PC instruc- 25 interfacing chip 48' with the remainder of the calculator tions.

External output control 608 outputs the serialized low and high program code digits or the serialized high digit alone from digit selector 607 in response to the FETCH and FETCH HIGH instruction, respectively, 30 and outputs the digit from the enabled digit control 602a-602d in response to an UNLOAD PC instruction, the output from external output control being provided to the EXTERNAL bus.

Considering FIGS. 3a and 3b with FIG. 17, the fol- 35 lowing discussion examines the flow of data between second ROM chip 48', arithmetic chip 10 and the main ROMs 20a-20c. When a program is to be called from second ROM chip 48' according to the aformentioned 2ND, PGM, page number and label key sequence, the 40 location 0000 is first loaded into the program 601. This may be done for instance by (1) zeroing a selected register 50a-50e, which loads the zero in register R5 65. As disclosed in the incorporated by reference U.S. Pat. No. 3,900,722, register R5 65 is automatically loaded with 45 the least significant digit after some arithmetic operation involving the arithmetic unit and Register R5 65 may be loaded with the least significant digit in keyboard register 54 in response to a KRR5 instruction. Also the least significant digit of keyboard register 54 50 may be loaded with the contents of register R5 65 in response to a R5KR instruction. Now, the zero digit in register R5 65 is loaded into the least significant digit position of keyboard register 54. After having reset digit strobe with a FETCH instruction, the zero is 55 loaded into each of the four digits of program counter 601 by four sequential LOAD PC instructions, thereby transferring the zero in the LSD of the keyboard register into all digit positions of program counter 601. Then a FETCH HIGH instruction is issued followed by a 60 load keyboard with EXTERNAL (EXTKR) instruction for loading high digit of the program code outputted from ROM 600 into the keyboard register. The contents of keyboard register 54 is then loaded into register R5 65 and thence into a register 50a-50e using 65 an R5 \rightarrow Adder instruction (FIG. 5b). This high digit may then be shifted in its register to the next more significant digit position by register shift instructions (FIG.

5b). A FETCH instruction then follows, which is followed by a EXTKR, KRR5 and R5-Adder instructions to load the low digit into the register in which the high digit had been previously loaded, thereby providing the high and low digits in one of the operational registers 50a-50e. This number may then be subtracted with the inputted page number to determine whether the inputted page number is available in ROM 600.

As can be seen, having an R5 register of a single digit order digits of the program code into an operational register 50a-50e. It should be evident that an eight bit register R5 65 would simplify this process; the method herein described is used because register R5 in the preexisting arithmetic chip 10 only has four bit positions. Modification to the above described instruction sequence for a calculator system having an eight bit R5 register 54 should be evident to those skilled in the art.

It should be also evident to those skilled in the art that bus were used in lieu of EXT. Then, however, additional connections would be necessary to interface the second ROM chip 48' with the rest of the calculator system, thereby complicating the plug assembly for system.

Assuming that the inputted page number is available in ROM 600, the inputted page number is multiplied by two and the resulting address is loaded one digit at a time into program counter 601 via register R5 65, keyboard register 54 and the EXT bus. As has been previously discussed, the two program codes at that location and the following location in ROM 600 are read out thereof one digit at a time using a sequence of FETCH EXTKR, KRR5, KR \rightarrow Adder, SHIFT, HIGH. FETCH, EXTKR, KRR5, R5-Adder, SHIFT instructions and so forth in the manner previously set forth for four digits. At this time, the four digit address of the first program code for the inputted page number has been loaded into a selected register 50a-50e. This process is then repeated for the next two program codes, which are loaded into another register, this address defining the first program code on the page immediately following the inputted page number. The difference of these two numbers is taken and stored and the address of the program code on the inputted page is then loaded one digit at a time into program counter 601 by generally reversing the above sequence and substituting the FETCH and FETCH HIGH instructions with LOAD PC instructions, thereby loading program counter 601 with the address of the first program code on the inputted page number. The program codes are then read out sequencially and compared with the inputted label, the calculator testing for a match thereof. For each FETCH operation accomplished during this label search, the aforementioned difference is decremented by one. If the decrementing difference becomes equal to zero before a match is found, the calculator generates an error condition inasmuch as the label being searched for does not exist on the particular page inputted by the operator. Once the inputted label is detected, the outputted program codes are loaded into program counter 54 which in turn is used to address main ROMs. 20a-20c when a PREG instruction is generated telling main ROMs 20a-20c to branch on the address being outputted on EXT. The microcode at that address is then read out in the usual manner to accomplish the function indicated by the outputted program code, that sequence of events taking between fifty and several thousand instruction cycles, for instance. At the end of this sequence of instructions, a flag is tested to determine whether another program code is to be read from second ROM 48, or whether a program code is to be 5 read from the program code storage area in RAMs 14a-14c, whether a program code is to be read from the aforementiond constant ROM area in double SCOM chips 12a or 12b or whether the calculator is simply to await another keyboard input by the operator. This flag 10is a memory on one of the double SCOM chips; the control of which the above-mentioned elements control calculator operation will be subsequently discussed. Assuming control is to be directed back to second ROM 48, FETCH and PREG instructions will again be issued ¹⁵ to cause the calculator to branch to the location defined by the subsequent program code in second ROM 48. This process will be repeated until a RETURN program code is loaded into keyboard register 54, and main ROM 20*a*-20*c* branches to the location defined thereby; ²⁰ there instructions transfer control back to normal keyboard inputs and the display is activated with the contents of register A, unless of course, the above-mentioned 2ND, PRGM, page number, label key sequence 25 occurred as a separate chain in a user inputted program in RAMs 14a-14d, in which case, control would be then returned to the program thereat.

It has previously been indicated that after the page number has been inputted, a label search is commenced 30 on that page by inputting an appropriate label, i.e. either the labels A-E or A'-E' or the subroutine key (SBR) combined with a non-numeric key (indicating that such key is being used as a label) or a three digit number (which is treated as a relative address, as aforemen- 35 tioned). It should be appreciated that data may be entered into the memories, including the display register, after the page number is inputted and before the label or relative address is inputted. In fact, many of the programs in the embodiment of second ROM 48 pro- 40 sons made in the "conditional go to" program codes, grammed according to Table VIII assume that the number in the display at the time the label is inputted is to be used during the execution of the program identified by the label.

Referring now briefly to FIG. 19, there is set out the 45 utilization of the sixteen registers on the two double SCOM chips 12a and 12b. Each register can store up to sixteen digits, each of which has four bits, of course.

Registers 1-8 and 12, as well as digits 1 and 2 in register 13 are reserved for heirarchy control, although reg- 50 isters 1-8 may be addressed from the second ROM using the aforementioned heirarchy address program code.

Register 0 is reserved for: (1) ten user flags, (2) the RAM/Constant ROM Program Counter and Program 55 Source Flag, (3) last key entry and (4) a fixed point display indicator. The Program Source Flag in digit 3 and the digit 15 flag in Register B 53b (FIG. 3a) define where calculator control is to be passed after the present set of instruction words from first ROM 20 are 60 executed. If flag B 15 is set, then the calculator is under control of a program either in (1) RAM's 14a-d, (2) second ROM 48 or (3) the second ROM portion of the constant ROMs on double SCOM chips 12a or 12b. If flag B 15 is reset, the calculator is under normal key- 65 board control. The program Source Flag is a 0 if control is to be returned to RAM 14d-d area; a 1 through 7 of control is to be passed to second ROM chip 48'; or an

8 or 9 if control is to be passed to the constant ROM area.

Registers 14 and 15 are utilized to permit superroutining of the programs in RAMs 14a-d or in second ROM chip 48'. Thus after control passes to the element specified by the current program control flag, the stack implemented by registers 14 and 15 is popped and the location and new program control flag previously in level one thereof is inserted into digits 7-3 of register 0. Of course, when the number of superroutine levels in the stack is one or greater, as indicated by the number in digit 0 of register 15. The stack is pushed (i.e., another level of superroutining is added) when (1) a function stored in the constant ROM area (e.g. $P \rightarrow R$) is encountered; (2) a label is encountered (e.g. A-E or A'E'); (3) a subroutine program code or key depression followed by either a three digit address or a non-numeral label address (which initiates either a branch or a label search in the element presently controlling operation and if the second ROM chip 48' is the controlling element, the label search is limited to the present page); or (4) program codes or key depressions for 2ND, PGM, and then A-E' or SBR and label (e.g. SBR X^2 or SBR =) or SBR and a three digit relative address (initiating either a label search on the indicated page or a branch to a specific program code on that page whose address is determined by adding the relative address to the address of the first program code on that page). As can be seen, six levels of such routines may be employed in this embodiment, with digit 0 of Register 15 indicating the number of levels actually being utilized at any given time.

Register 13 stores the addresses of the useable data storage area in RAMs 14a-d, which may be varied or reconfigured by the operator inputting appropriate OP codes, as previously mentioned. Digit 0 of register 13 contains a flag indicating whether angular results are to be provided in degrees, radians or grads.

Register 11 is used as the T register, for the compariwhile register 10 stores eight program codes during operations under RAM 14a-d or constant ROM control, at which time the eight programs stored in a constant area or register in RAM being accessed are temporarily stored in register 10 to simplify the extraction of the program code to be used to address first ROM 20.

Register 9 contains the old and new page numbers which allows the user to change pages easily. Register 9 also contains information about the program size, size of the RAM and also the program's security flag, which may be stored in second ROM 48, if desired, as forementioned.

Referring now to composite FIGS. 18a-18i, there is shown a detailed logic diagram of second ROM chip 48' BCD ROM 600 is implemented as a conventional virtual ground type ROM of the type disclosed in U.S. Pat. No. 3,934,233, entitled "Read-Only-Memory For Electronic Calculator", which issued Jan. 20, 1976 and is assigned to the assignee of this invention. Decoders 620 and 621 used in addressing ROM 600 are important features of this invention which permit ROM 600 to be addressed using BCD data without wasted space within ROM 600. The decoders heretofore known in the prior art, such as those exemplified by U.S. Pat. No. 3,934,233, decode either binary, octal, or hexadecimal data, as the case may be. These decoders may be used with a ROM to decode BCD data, of course; however, in that case, large portions of the ROM would go unused inasmuch as hexadecimal numbers 11 through 16 would be decodable, but have no need to be decoded. Using the addressing scheme herein disclosed, permits the addressing of ROM 600 with BCD data without the wasted space within the ROM which would otherwise 5 result with conventional decoders.

ROM 600 is implemented as a 5000×8 bit array for storing 5000 eight bit program codes, the addresses thereof being the BCD encoded numerals 0000-4999. These four numerals are stored in program counter 601. 10 Decoders 620 and 621 are able to decode these 5000 addresses without decoding the non-BCD codes often seen in the binary data contained in a register such as program counter 601. As will be seen, the ROM metal line decoder 620 uniquely decodes the one of 125 metal 15 lines while the ROM difusion line decoder 621 decodes one out of forty difusion lines for each bit in a program code. Inasmuch as 125×40 equals 5000, 5000 program codes in ROM 600 will be uniquely identified by metal decoder 620 and difusion decoder 621.

Metal decoder 620 comprises a plurality of one of five decoders. These one of five decoders are provided in a three level cascaded arrangement inashuch as $5 \times 5 \times 5$ equals 125. Referring to dashed lines B1-B5, it can be seen that the dashed line B1 encompasses a one of five 25 decoder, as do references dashed lines B2-B5. The inputs of one of five decoders B1-B5 are connected to the outputs of one of five decoder C1, all of which are used to perform a one out of twenty-five decode. One of five decoders C2-C5 are identical to one of five decoders 30 B1-B5. The five outputs from one of five decoders C2-C5 are each coupled to one of five decoders like B1-B5 (not shown) for providing the decoding of metal lines 26-125. The inputs of one of five decoders C1-C5 are connected to the output of a third level one of five 35 decoder identified by a reference line D. The B level decoders (e.g. B1-B5) are responsive to the A1-A3 bits outputted from program counter 601, while the C level decoders are responsive to the A7-A5 bits and the D level decoder is responsive to the A9-A11 bits from 40 program counter 601. The remaining bits, (e.g. A0, A4, A8, A12, A13, and A14) are decoded by diffusion decoder 621, for providing a one out of forty decode. Diffusion decoder 621 is divided into eight sections 621a-621h for addressing the eight bits of the addressed 45 program code. As can be seen decoder section 621a has one output line (P_o) one ground line and 39 intermediate diffusions, inasmuch as ROM 600 is of the virtual ground type. Decoder sections 621b-621h are identical to section 621a, but output the P1-P7 bits of the program 50 S3-S6 state time period. Bus 629 is connected to external code.

It should be evident that decoder 621 performs a one out of two decode for address lines A0, A4 and A8 and performs a one out of five decode for address lines A12-A14. It should be evident to one skilled in the art, 55 moreover, that other configurations of decoders 620 and 621 could be utilized. For instance, metal decoder 620 could be arranged to perform a one out of 250 decode by doubling the size of that decoder and adding a one out of two decoder of line A₀, for instance, in front 60 of the D level decoders, while diffusion decoder 621 would perform a one of twenty decode by deleting the A₀ address line 0 and collapsing the size thereof by deleting the odd numbered diffusion lines.

It should further be evident to those skilled in the art 65 that similar BCD only addressing schemes may be used with other sizes of ROMs. For instance, a 7000 word ROM may be BCD addressed with an one out of 250

metal decoder $(2 \times 5 \times 5 \times 5)$ and an one out of twentyeight difusion decoder $(2 \times 2 \times 7)$. As can be seen; the numbers in the parenthesis are the prime number factors of 7000.

Diffusion decoders sections 621a-621h output the P_0-P_7 bits of the program, respectively. The P_0-P_7 bits are outputted serially on external during state times S₃-S₁₀ in response to a decoded FETCH instruction while bits P₄-P₇ are to be outputted serially on external during S₃-S₆ in response to decoder FETCH HIGH instruction, as aforementioned. The P_0-P_7 bits from decoder 621 are connected to bus 623 when strobed by shift register 622 beginning at $S2\phi 2$ for the P₀ bit and when enabled by logic 607a in response to a decoded FETCH instruction. Bits P₄-P₇ are conducted to bus 623 starting at state time $S2\phi 2$ when strobed by shift register 622 provided logic 607b receives a FETCH HIGH command. Bus 623 is coupled to the EXT line via external output buffer 624 when enabled by external 20 output control 608. Control 608, in combination with logic 625, couples bus 623 to buffer 624 in response to either a FETCH or FETCH HIGH command. The data on bus 623 is one-half bit early due to a one-half bit delay in buffer 624.

Program counter 601 is provided by a $15\frac{1}{2}$ bit shift register, comprising thirty-one inverters. The other half bit a delay occurs in the one bit adder/BCD corrector 604, thereby providing sixteen bits of storage for storing four BCD numerals. The least significant digit in program counter 601 is loadable from a four bit serial numeral appearing on EXT during state times S₃-S₆ via digit control 602a in response to a LOAD PC command. As can be seen from FIG. 18, digit control 602a inserts a new digit in the least significant digit position in program counter 601 by coupling the data on EXT to inverter 626 and open-circuiting transfer gate 627 connecting inverter 628 to inverter 626. Inverters 626 and 628 are two of the thirty-one inverters in program counter 601. Digit control 602a also outputs to bus 629 serial data stored in program counter 601 when enabled by digit strobe 603, the digit appearing on line 629 being one-half bit early compared to the time at which it will be outputted on EXT in response to a decoded UN-LOAD PC instruction.

Digit controls 602b-602d are identical to digit control 602a, except that they are connected to program counter 601 at appropriate places in the shift register therein to interface with the next to the least significant digit through most significant digit positions during the output control 608 which functions in combination with logic 630 for conducting the BCD digit outputted from the enabled digit control 602a-602d through to EXT during S₃-S₆ in response to a decoded UNLOAD PC instruction. Bus 629 is one-half bit early compared to the data on EXT, because of the one-half bit delay associated with output buffer 624.

Digit strobe 603 is comprised of a four bit ring shift register counter for sequentially enabling one of the digit controls 602a-602d. Shift register 603 advances in response to a LOAD PC or UNLOAD PC command by logic 631; shift register 603 for enabling the LSD digit decoder 602a in response to a decoded FETCH instruction by a logic 632.

The four digit BCD number stored in program counter 601 shifts through program counter 601 and from the output thereof back to the input thereof via the one bit adder/BCD corrector 604 each instruction cy-

cle. The contents of shift register 601 is coupled to thirty ROM address buffers 633 during S15.42 through $S_0 \phi 1$. The output of the thirty address buffers 633 provide the A_0 - A_{14} and A_0 - A_{14} outputs to the metal decoder 620 and difusion decoder 621. Only fifteen stages 5 of the shift register in program counter 601 are outputted to ROM 600 via buffers 633 and decoders 620 and 621, inasmuch as the most significant bit of the most significant digit in program counter 601 need not be decoded when the largest address is 4999. It should be 10 evident to one trained in the art, however, to utilize the outputs of all stages and to increase the size of the aforementioned decoder 620 or 621 to accomodate extra address lines for using larger addresses than 4999.

One bit adder/BCD corrector 604 is a single bit, 15 are not decoded on chip 48'. serial adder that adds one to the stream of for BCD digits circulating through it from program counter 601 in response to a decoded FETCH instruction. During NON-FETCH (including FETCH HIGH) instuctions, the four BCD digits circulate through one bit ad- 20 der/BCD corrector 604 without the add one operation being performed. The one bit adder/BCD corrector 604 does a "look ahead" at the serial stream of data exiting from program counter 601 in order to determine if BCD correction is necessary when an add one operation is to 25 be accomplished. When corrector 604 receives the least significant bit of a digit, it is also provided with the most significant bit of that digit for the "look ahead" operation. Corrector 604 is also provided with a clock signal, BCD CORRECT, for indicating to corrector 604 when 30 the least significant bit of a digit is being received thereby. If during this time period the least significant digit is being inputted and a FETCH instruction has been decoded, one will be simply added to the least significant digit unless the first and last bits of that digit 35 disclosed, an instruction is normally decoded during are both a logical one, (i.e., a decimal nine has been outputted), then in lieu of adding one, which would form the illegal BCD code 1010, a 0000 is outputted from corrector 604 in the corresponding four state times and an add one operation is accomplished on the next 40 more significant digit via carry circuit 633 in corrector 604. Should that digit contain a nine, the above operation repeats and, if not, a one is added to that digit.

In one bit adder/BCD corrector 604, adder gates 634 perform the add operation when a one is outputted from 45 add one insertion gate 635 unless inhibited by gate 636. Gate 635 is responsive to a decoded FETCH instruction and state time S15 ϕ 2 for inserting a logical one into adder 634 in the least significant bit of the least significant digit or for inserting a one in the least significant bit 50 when enabled by carry circuit 633. Gate 636 is responsive to a decoded FETCH instruction, the A₀ and A₃ bits from program counter 601 and the output of gate 635 for generating four logical zeros when a BCD nine is to be incremented during a FETCH instruction. Gate 55 636 is enabled by timing signal BCD correct at $S_4 \phi 1$, $S_8\phi 1$, $S_{12}\phi 1$ and $S_0\phi 1$, the BCD correct signal being delayed 12 state times by a logic 637. Thus once gate 636 outputs a logical zero disabling the output from adder 634, that condition remains for four state times 60 until the BCD correct signal is again generated from PLA 610. Carry circuit 633 is responsive to adder 634 for generating carries within a digit and to gate 636 for generating carries between digits.

The state time generator 609 comprises sixteen state time drivers, the first of which is responsive to a timing signal on **IDLE** for sequencing the state times generated thereby with the state times generated on the other chips in the calculator system. The outputs from the sixteen state time drivers are supplied to a PLA 610 for providing various timing signals used, for instance, for outputting the program code during S3-S10, receiving and outputting single digit addresses during S3-S6 and the like. PLA 610 also outputs in serial fashion four serial trains of digits mimicking the LOAD PC, UN-LOAD PC, FETCH HIGH and FETCH instructions which are outputted from main ROM 20a-20c or IRG. Of course, IRG also transmits many instructions which

These four serial bit trains are supplied to four serial instruction decoder circuits E1-E4 in decoder 611, along with the instruction words appearing on IRG. Each decoder in serial instruction decoder 611 performs an exclusive OR function on the data from IRG and one of the bit trains from PLA 610. If the exclusive OR function is satisfied for all bit positions of the instruction word (indicating that there was a match between the instruction word outputted and the bit train from PLA 610), then either a LOAD PC, UNLOAD PC, FETCH HIGH or FETCH instruction has been decoded, depending, of course, on which bit train is provided to the particular decoder for which the exclusive OR function was satisfied. Cross-coupled gates 638 perform exclusive OR function and discharge NODE 639 when a mismatch occurs anytime during the exclusive OR operation. The decoder circuitry encompassed by reference lines E2-E4.

It should be remembered that in the calculator system one instruction cycle and performed during the following instruction cycle. Inasmuch as the UNLOAD PC, FETCH HIGH AND FETCH operations output data on EXT and considering that the keyboard register 54 in arithmetic chip 10 must be sensitized to input this data by a EXTKR instruction, the data to appear on EXT from chip 48' must appear one instruction cycle later than the normal instruction cycle for executing decoded instructions. That is, the FETCH, FETCH HIGH and UNLOAD PC instructions result in data being outputted on external during the second instruction cycle following decoding. ROM 600 is a relatively large ROM, so for FETCH, or FETCH HIGH instructions the precharge cycle begins during the beginning of the instruction cycle immediately following the decoding of the instruction (by the FETCH M1 and FETCH HIGH M1 signals) whereas the conditional discharge occurs about one instruction cycle later. Thus ROM percharge circuitry 640 is responsive to FETCH M1 and FETCH HIGH M1 whereas the logic 625, 607a, 607b, add one/BCD corrector 604, logic 632 and the like are sensitized to delayed FETCH instructions FETCH M2 or FETCH M10.

I have described my invention in connection with certain specific embodiments thereof. It is to be understood that modification may now suggest itself to those skilled in the art and that this invention is not limited to the specific embodiment disclosed, except as set forth in the appended claims.

26

TABLE IIa

HEX CHIP INSTRUCTION WORDS+

25

		<u>.</u>				4.400												
0000	THENAS	PAN1	1 4 1 4	1000	0.400	0104	0446	1002	0121	0.000	C101	0320	1404	0402	0107	1100	1077	0085
0011	140342	1400	ICAL	1-00	100.	14416	1100	1784	10-2	1-6-	0000	1020	04.7	2010	0407	1010	4005	1005
0022	1-1-4-	10.00	1074	1050	141.6	7477	1402	1000	1800	0151	0045	3424		1404	DAPL CARL	0 0 0 0	JHHE	1002
0033	146502	1761	1031	1470	1470	1400	0050	1000	0037	0213	0007	10000	1058	1030	1071	1504	1000	LDLA
0044	141.542	1868	1000	1434	1837	1442		1000	0023	0.024	0058	1520	1065	0407	1470	1194	1640	1400
0055	1-15-2	0.011	1904	10011	1040	0447	1007	0111	1407	0121	0105	1940	0427	INAS	1000	1	11.18	1014
0066	1-1-2	1140	1010	1400	1446	1007	1071	0.904	1444	0 4 1 7 7	1414	UACY	1810	1464	16176	1020	1098	1800
0077	101502	1405	1550	0457	1600	0407	0318	0022	0024	1000	0 A E /	1010	1032	1450	1445	1057	1806	1104
0098	140382	1404	1886	0.407	1477	0000	0413	1150	O DAA	10.00	1074	1000	1834	1450	1428	1466	1406	16.20
0044	TMCSHZ	0043	1435	DAH/	0050	IAt 4	0.887	IALD	0427	1938	10+	1207	15.44	1437	1012	1664	1FF8	0140
0044	TMC582	Ú A F A	IR14	0049	0051	0477	1E 7A	0001	0800	0407	1284	0437	1FPC	1ECC	1474	IFF6	1FC0	1604
0099	THC582	1 F F 4	1484	1FEA	1EBC	IFFN	1480	1F60	1894	1034	1058	1934	LEAC	1899	1E08	1950	1 E # 4	1990
0000	TMC582	1034	1 F 9E	1446	1FCA	1598	1849	1604	1884	1640	1435	1F4A	IERA	1FEA	1 RF 8	1941	1FFE	1580
0000	146265	1 FDE	0051	18F4	1678	IFDA	18F6	IRAF	1 FFC	1F6F	1FCC	1800	1 F D A	1E66	18FD	1695	1 F C O	1 F.A.A
OOEE	140582	1650	1FAF	1854	146R	1570	1652	19FA	1860	1 F 6 A	1DF6	1436	1F40	1544	1 F A 2	1500	1987	IFCE
00FF	TMC582	1 AE 7	1 F C A	1636	1594	1 F FA	1842	1006	1008	1151	1F4E	1814	1F44	1940	1E50	1800	1842	11F4
0110	140582	0487	0058	1504	0080	0052	16FC	0058	1806	0054	0049	0.01.6	0497	02F3	U580	1544	0505	OED3
1510	TMC582	005R	0300	84 89	1007	u 505	095B	0989	1036	9400	1368	00F1	1864	04D7	02F3	0105	0111	OAIF
0132	てゃじょりか	njha	0058	0724	06+3	0619	1149	0099	1987	0467	1804	0447	0080	1804	0011	0091	0045	0065
0143	TMC582	0418	0015	0100	ODD3	0300	0101	OATE	0603	0069	0658	0709	1094	0099	0708	1510	141F	0100
0154	TMC562	0148	n 2F 31	n148	0121	DAOF	0101	0153	n95B	187E	0427	1860	0014	0107	5010	1872	0404	0404
0165	140582	0104	0104	0404	0404	0404	0404	0404	0008	0008	1854	010B	0095	1400	0040	DAC7	1412	0054
0176	TMC582	0052	0680	1210	0437	01F3	0153	0437	1004	0447	0095	0085	187F	02DP	DAE7	N2FA	0131	OATE
0187	126582	6693	0131	0 & 0 F	0111	0177	01F3	0.08.0	1502	0467	06F3	0153	1082	0467	09F3	0.060	1672	0300
0198	THCSAS	0101	041F	0603	0658	0700	1058	0404	0121	CAJE	0100	015P	0289	0153	1048	0048	A9FO	0989
0149	140582	1046	065A	070B	0144	0405	0107	0121	041F	0100	0148	0148	0121	0 & O F	0101	015B	1190	0.25.0
0154	T*C582	0253	0 A O D	0400	0085	0045	0280	DATH	0156	0111	OATE	0103	000F	0014	0120	1412	0000	0980
DICH	THC5A2	1858	0658	0148	DART	0283	0289	10FE	0064	0300	0406	02F4	0101	OAOF	0121	0404	1510	0A1F
0100	THCSAP	0100	0140	0911	0250	0140	0611	APEN	1510	OADE	0101	0323	0111	041F	0100	0700	0540	0680
DIED	140592	1834	01DE	0080	1522	0008	0008	1582	1107	0407	1860	0158	0308	1006	0140	0603	0407	0.253
DIFF	THC5R2	0111	041F	0100	0610	0919	1008	0648	0709	1807	0111	DADE	0101	IDBE	0427	0080	1804	0457
1050	THCSH2	0085	ONES.	necs	199F	0009	1000	1800	0020	1805	0009	1004	0091	0708	0107	0201	0007	0400
0220	THESR2	1824	0090	0092	1804	0083	0107	0001	N#27	9008	0008	1804	0437	0009	njFo	DAFO	n140	0107
1220	THCSAP	0072	ODAR	1788	GORE	0.051	005B	IRAA	0054	1500	0036	0120	0009	1104	0709	1804	0032	0308
0242	T*C582	0409	1818	0301	1804	0300	OEOO	1814	0940	0409	1008	OFOO	1 BF A	0940	0030	1010	1806	0030
0253	TMC 582	1 POA	0708	1A2F	ONDR	0033	0700	1837	OOFO	1004	0099	0030	IROR	0E01	0708	1002	rF08	INAF
0260	THCSAD	0.041	1881	0091	0083	10.93	006F	0046	1750	0049	0058	10F0	1449	0467	19F5	0081	1417	0.048
0275	THECAZ	IRAA	0.085	00ES	0005	1801	AF7	1041	0447	0049	0051	1800	0101	0 4 4 7	OFER	1 4 1 1	0082	1014
0286	THESAZ	OAE7	0.058	1017	0051	1840	0033	1844	0417	INFR	0004	0049	0416	0106	APDE	0.089	DADE	0131
0207	THESAS	GAET	ADES	0111	DADE	0407	ADE 1		0415	0106	NODE	0111	DADE	0131	0048	0.0	INFI	0040
0248	THESAZ	1804	0448	0082	1883	0407	0095	1030	0205	THER	0080	0079	0091	IAFE	OOFA	0074	1915	0.03.0
0289	THESHO	1118	01.84	1280	0009	1950	1148	0106	0022	0032	0058	0400	1008	0104	002F	0.03F	0044	0.052
0204	THESAD	0400	0085	DADD	0050	0.40	14FA	0054	0015	0400	0427	IRAD	0120	0116	0250	0103	0.091	1880
020B	THESAS	0.40	0458	0.40	0008	1784	0.058	0078	0030	0042	A1DR	0006	0014	1008	0709	0437	1014	OFDA
DZEC	THESAD	0030	0177	1804	0447	DAES	0618	1002	0457	0253	ERCO.	0020	0437	1804	0467	NGET	0206	0427
DZED	THESAS	0.25.0	0576		0300	0409	1806	0289	1000	0230	0.048	0044	1004	0082	0989	ISEE	1953	1976
030F	THESAS	1809	0100	0100	0100	0100	0100	0100	0100	0100	0100	0049	00F2	0085	0.008	1754	0048	1582
OLIF	146582	OASA	1808	0108	0402	0054	0485	1030	DADA	OFFI	0653	00F0	109F	095B	0958	0054		0.2F 3
0330	140582	0030	1006	0709	1004	095R	095A	DAR7	0.2F3	0980	1814	9850	1810	004B	1804	0300	0940	0909
0341	THESAZ	0053	0980	0008	1532	1407	0011	0003	0092	0000	0080	0093	1804	0011	0080	1808	AFN3	4500
0352	TMC582	0034	0900	1008	0002	0024	0034	0010	1804	0023	5100	0130	1948	OBBC	1015	0030	1808	0002
0363	THC582	0024	0034	1720	1006	195A	1807	0100	0020	1180	1989	1017	0988	1954	2500	0080	1850	1500
0374	THCSAZ	IFUT	0108	n & A H	0497	12F3	NOF O	0300	AFA	0101	1010	020A	() A F A	0101	0003	7540	0.2F.0	0CFA
03A5	T*C542	0 a F H	0101	0447	0184	0304	09F4	0964	0164	0164	0144	0164	0019	0923	0130	1806	0186	6998
0396	140582	0111	NADE	0131	CAD7	OPEO	0020	0101	DAOF	0121	0040	1804	(1 & & A	0407	0150	0101	OATE	0103
0347	THC582	OADH	0101	DAOF	0111	0100	0074	0004	0004	0084	0404	0074	0004	0004	0084	0400	0400	0400
03HA	THCSAP	0069	0058	4000	1184	0159	0044	1949	1300	0003	0000	5600	0011	0133	0.0 0 F	1808	5039	0120
0309	THC582	0034	0000	13E4	0010	1882	0011	0009	187A	0989	0026	1084	0099	0022	NEDO	1905	00AB	0.048
0304	THC582	0082	4900	A000	9002	0042	1628	0089	0168	0007	0042	0000	0006	005A	1365	1470	0040	1740
03E#	THCSAZ	0447	0095	1880	0073	1809	0447	1808	1ED6	0008	0008	1817	1000	1818	ADDO	1608	0009	0497
0352	THC582	02F3	0111	041F	0103													
0400	TMC 582	1219	1839	0659	0419	103F	0008	1850	00AE	0015	1560	IFC0	0457	1831	0033	0114	0903	0.050
0411	140582	0055	1004	0021	0030	TURE	0680	1820	0041	0008	1300	0400	0404	NAOD	0.040	1003	0042	1646
0422	T~C587	0033	0.60.5	P F 4 9	1007	05BB	0908	0.600	0054	1016	0010	1836	06PB	1404	0000	0090	1805	0094
n433	140582	1F12	0E.09	0012	1834	0058	0940	0009	1815	0300	1819	0.060	0129	1040	9005	UP CIA	1808	
0444	TMC582	0300	1854	VOUB	1520	1017	0980	1807	AUPN	095B	DE 10	0308	1811	0085	0051	0108	0467	0.014
0455	140542	0025	0000	0054	1F74	0480	0408	1300	0 6 0 1	0.081	0400	0487	DORE	1 F 4 A	0080	1008	0147	028.5
0464	THC 582	0187	06F3	n153	0427	09F3	0153	0107	0150	0107	DAD7	1000	0080	1046	1540	0183	0497	0013
0477	THC582	0153	0503	1810	0107	0506	0500	1006	02F0	0306	0107	0508	UAIF	OCDA	DADE	0131	1512	0410
0488	THC582	() A F A	1790	1901	0.0 F A	00E5	0058	1497	0051	1091	0081	0417	0095	1009	0437	02F3	0417	1467
0499	140582	1F86	0051	0080	0133	0005	1108	1ABA	1 F F F	nahe	1804	0306	0407	0253	0111	TA F	0006	1611
0444	140582	1568	1004	0040	1023	9449	0042	1050	0005	1F48	1FDA	0447	IC7F	0051	0406	0250	1103	0107
0449	TMC582	0150	0121	0415	0120	0007	r4n0	0050	1647	1510	OAPE	0111	1015	0504	0457	PAF 5	1405	0041
0400	140582	0107	0417	1045	0054	0049	0404	1AB7	1051	1464	n A 11 6	02F0	0107	0104	0.0.0.1	0107	0201	0007
0400	THC582	0.4 D n	0054	1 C F A	OFD3	1070	14F1	1489	1 F F O	IFFO	n A n C	0005	0619	1806	0940	6640	0108	0404
DAEE	146582	1005	0213	0410	9409	0404	0405	1805	n 6 / 1	0619	1806	AC 4A	0948	0050	1548	0.054	1/66	1024
04FF	140582	1FC4	1969	1	1979	1E34	1488	IFFO	1994	1907	0051	1004	1900	TUDA	1025	1060	1452	17.51
0510	140582	1959	1E18	1050	0051	1050	19F3	0051	1808	1959	1908	1809	LAFE	1010	1108	1405	1562	1400
0521	THC582	1868	1F72	140F	1954	LUDA	1949	1910	IACE	JFD4	1006	1983	1983	3 4 7 3	JF 98	1808	3401	1004
0532	120582	1051	SAE1	1431	1043	IFCA	1911	JFFA	1665	1430	18E1	1 F DF	1443	1517	0427	0045	1103	1427
0543	THC 582	1 F 9 4	1053	1 F F A	0.050	1501	NFNC	1705	0303	11.01	0400	ODAR	1000	041F	0403	0013	0019	1090
0554	140585	0944	8 0 9 0	0 4 4 7	0750	0103	0487	02F3	0045	0959	0958	OAIF	0206	0050	1004	0206	0016	0078
0545	THESAP	1830	2110	0078	1828	n437	06F6	OFE	1801	06H0	1002	0709	0602	1016	1030	1400	****	0602
0576	146542	0680	орян	1904	0 H 4 A	0158	028A	0210	1874	0289	1454	0948	0.508	1809	0050	1406	0.000	0.300
n587	146242	0709	1104	0032	0538	1018	0058	1805	0509	IFQA	n H () 9	1792	0058	1840	0948	0304	10.00	1008
0598	THESAP	Në NG	1806	0309	IAOF	ODAR	4400	1806	0059	IDOF	nA1F	0906	0905	0F2C	1620	1905	1404	0040
0549	140582	0400	OBFA	1808	0000	0008	1EPE	0405	0000	0102	1804	0001	0007	0012	0142	0.00	1010	0.00
0544	THE SAP	0048	0940	0400	0059	1105	1485	136E	0445	1795	0495	1	0475	1404	1100	0 4 0 0	1734	0.30.7
0508	TPC582	1928	0455	1445	1HZA	1.52F	0051	0207	0407	7210	0101	1.8.1.0	0000	0000	1700	1010	1110	SEC 8
0500	140582	1987	0415	1903	OAFS	0619	114F	1601	0445	0455	0405	1740	10082	0 00 P	1751	1.443	0100	10104
0589	THC 582	0445	1665	080	0005	0082	1198	0427	0.5F.6	07DF	TTEA	1770	1197	1-81	0100	0100	0100	0100
05FF	140582	0100	0100	0100	0100	0100	0048	1174	0011	1108	11.41	1.56.1	1.05	0614	1010	0.124	يك فريد وا	0-27

			-												•				
									TABL	E IIa	L								
HEX	CHIP	IN	STRUC	TION	WORDS	+													
ADDRESS																			
		·																	
0601	140545	0053	^C53	071P	0053	0619	1806	0940	0630	0309	1804	0058	0048	1004	0208	0050	0052	1267	
0950	THCSAZ	ODEA	1257	0008	1330	0.009	0004	0213	0166	OADR	1005	0410	0409	0460	0820	1800	0445	0455	
0631	140585	0465	0475	1019	0.4E0	.0820	1900	0445	A\$5	0465	0475	1050	0009	ODAP	0480	0408	1805	0098	
0642	140582	1858	0401	PCDS	0F24	0951	0418	0605	0145	1018	0005	0F24	0F24	0#24	nchs	0498	DADR	1008	
0653	140595	0213	0410	0409	0.4 F 0	0820	1A39	0≜€ 0	0850	183F	0445	0455	0465	0475	1849	0401	0619	IROA	
0664	140582	0048	0948	0475	1836	0445	1812	0045	0060	0.085	0091	0495	0095	1804	0045	0445	1800	0090	
0675	140485	2940	0990	1004	0085	0090	181E	0045	0485	0085	1800	0080	0495	0000	1000	0095	DAAS	0045	
0686	140582	1806	004D	00P5	0048	1658	0410	OAFR	1824	0497	02F6	0131	OAIF	0606	067E	DATE	0906	02F6	
0697	140565	0230	0639	3015	0400	OPEP	1798	0905	0650	0550	0905	1FRE	0066	0069	0050	0152	1717	00CA	
0644	THC582	1066	0100	0400	0085	0100	0475	0465	0455	1160	0015	0400	0F01	1EF6	0000	0051	1003	17F3	
0689	THCSAZ	0 A 1 F	0903	P.6F.3	0619	Į F A H	0050	178F	0048	0044	0645	1306	0082	1802	0408	09F6	0002	0107	
0604	140285	0070	1904	0309	1806	0487	UCE0	0940	1990	0148	0308	0140	0300	114F	0107	ODAB	1173	1445	
0608	THC582	0407	02F3	0111	041F	0106	0105	0E2C	0105	1546	0485	0445	0495	0455	100E	0475	1FOF	0465	
06EC	1402041	1006	0445	1048	0111	040F	0131	18F6	0058	1004	0144	0406	02F4	0022	0095	00E5	0005	DADD	
OGED	THCSA2	0032	1968	0010	1806	6434	1867	0009	165F	0080	0108	0003	0920	0030	1508	0.900	0160	0729	
0705	1-6245	1064	06830	1550	9830	0724	1809	1558	0104	0086	0000	1770	0030	1FC6	0108	1685	DADD	0400	
071F	140245	0106	0406	02F6	0114	0150	0919	0939	1080	0009	1305	0036	0009	0049	1500	0028	1800	0099	
0730	T*C582	0148	rn22	0503	914A	0600	0080	0404	0008	0048	1004	0520	OFD4	0048	1012	0023	DADA	02F.4	
0741	T#C582	0 32C	0048	11A4	0008	1940	0000	1813	0404	0475	1819	0048	1F10	0023	0C18	0058	1984	0083	
0752	140585	DADC	0144	0214	0164	0108	0100	0030	1742	OCAA	TFAZ	1045	IDAZ	1E63	0465	1800	0455	1808	
0763	140582	0008	0008	1998	0207	0309	0207	1834	0000	0070	0002	nnC.	161A	1900	0051	OED4	0034	0024	
0774	146245	0013	0153	1F55	0445	0485	0475	0455	0405	1020	0495	1831	0207	0309	0207	1143	DATE	0106	
0785	THESAP	017F	017E	0 1 5 9	0408	02F6	0174	0807	DATE	0485	1808	0495	1022	0075	0445	1804	0045	2940	
0796	THESAZ	1804	0055	0485	1804	0045	0408	02F6	0219	1006	017E	0076	ODER	1006	9004	1474	0176	0040	
0747	140582	160F	041F	0509	DAOF	0131	0107	AGOA	BAG0	1602	0040	1754	060A	014E	0107	0070	1608	OAOD	
0788	146285	0 4 0 4	0015	OAOD	1707	1606	0130	0007	0400	1897	0619	1506	0048	0948	GATE	0906	OFFA	0639	
0709	TMC 545	1104	0004	0080	00CA	0000	1106	0470	OBED	1818	0497	02F6	0131	0A1F	0606	067F	0639	1008	
0704	740582	0053	0050	15ED	0440	ORFO	1016	8900	1940	0107	OA1F	0900	0140	OFOR	OFOR	0107	1190	0008	
07EP	140582	100#	0440	OBED	1009	0497	02F6	0131	DATE	0103	OC SE	OC 7E	9008	ONDA	1776	0989	1744	0008	
07FC	140585	1006	0008	0008	0072														
0500	THCERS	0082	1765	1 R.F. 3	0497	02FA	0107	1650	09F0	0107	0085	1097	1670	1085	0126	0405	n2FA	0024	
0811	T*C5P2	0054	1400	1FF5	1FFA	0320	198F	0091	LECO	1143	5400	0001	1EF9	0051	0050	1884	0099	DIDP	
2580	140582	0F09	1708	0ED0	0750	1500	0720	1500	0700	1868	0 A 3F	0400	0408	06F6	OADE	0400	0108	475 Å	
0833	140545	0102	0.940	ORFD	1647	0008	0008	1800	0008	1595	0000	0005	1689	040C	0239	0231	0438	017E	
0844	140582	1684	1510	1FF7	0445	1804	0085	0455	1804	0095	04+5	1804	0045	0475	1804	0995	0231	0418	
0455	TPCSRP	1800	1774	1742	0400	0447	1005	1142	8800	177A	0000	0107	0A1F	0903	0005	16DF	0CF6	0105	
0866	THESAP	072H	1619	1EUS	0003	0953	n953	0953	989 0	1038	n#87	09F3	0988	0724	1905	0983	02Q u	1002	
0877	140545	0.099	0994	0407	4563	0111	DATE	0103	0008	CAIF	0100	1806	0509	1800	095R	095A	095R	0998	
0444	140542	1004	0148	0954	1954	0958	0958	095R	0953	0953	0953	0953	0953	0993	000 R	1004	0608	0053	
0899	THESAZ	0910	OAOF	0101	0105	0089	0107	IDCF	1FRE	0F21	1804	0099	0030	000E	0405	0059	0006	0009	
OBAA	THC582	0400	0059	1804	0031	A 300	001A	1686	0102	GAIF	0100	0048	0418	06F6	0445	1118	0.048	1586	
0855	1-	0467	0.469	0589	0500	1245	0040	0000	0000	1649	1628	1560	095A	070#	1805	0608	0407	0838	
0800	171.582	0006	1408 0000	17F 8	0000	1710	OCEC	1518	NCE4	1450	0465	0404	1786	0080	1818	0033	1F74	IFDE	
0800	140582	1 F D F	0040	1800	GACD	0457	OAIR	1E#7	0107	0948	02E9	0147	09F6	0.04.0	1FF4	0008	0009	0501	
DAFF	1-6542	1140	1740	1100	0100	0100	0100	0100	0100	0100	0100	0100	0100	0080	1804	0051	0030	0009	
UNFF	146542	10.10	0477	0.6F 3	0689	IFFC	0090	11F1	060B	IFOR	1631	0051	DAOC	010A	0100	0032	0055	1937	
0410	1-(0104	40.60	0276	0004	0015	0050	1167	0940	0720	1805	143E	0497	USE P	0131	GAJF	0103	OCSE	
0921	1-1-582	01.75	100A	0004	1020	0204	0434	1446	0303	1445	1664	1560	0080	0052	1FF4	0145	OAIF	0103	
0732		0177	1.50	0107	0103	1408	0107	0467	0.45.0	0107	0005	0005	0045	0457	OATB	0400	0053	0050	
V 74 3	110,987	17 [4	1049	1770	1994	0030	1100	0709	1804	UEOA	0009	UFOD	1106	0099	0051	1 A 7F	1708	0031	
0734	1-1302	1000	0448	1.44	0304	0504	1145	0036	1968	0050	1804	0011	0477	0418	18AD	0050	1004	0011	
495	******	0.57	UBER	0108	0100	0051	0700	1399	0107	0176	CAD7	02F6	0131	DAIF	0103	2010	DE08	1572	
07/8	1-1-42	9131	140P	0101	0.4116	017E	0004	0700	DARA	1005	0709	1690	0000	0477	06F0	0300	1989 Gu	058A	
0447	146532	1004	1719	1.240	1560	0008	0497	1815	n107	1441	0485	1457	0495	1F93	1475	0145	1461	n#65	
0444	1-6542	1000	n455	1495	0048	1460	1009	0008	1751	0100	NANC	0005	0065	0095	OOC R	130ª	0470	0495	
0444	171 582	1045	1445	164F	0495	1 566	1475	1004	0465	1780	0455	1605	2800	OIDE	1050	1804	0350	1070	
0.444	176592	01.64	01.04	1//3	1059	0029	1561	0020	0035	1681	0033	0023	1567	0485	15FA	0475	17CD	0465	
9406	1-0585	1 - 04	0455	1514	0085	1830	0445	0495	0475	103F	0465	1443	0485	1636	0455	1048	0445	1 DF F	
0400	1-0582	0.184	IFED	1055	0.748	0320	1805	0080	1551	0690	1433	0040	0C7E	0500	0058	1430	175E	1557	
19EÚ	140585	0C4A	1720	1805	0400	0005	ÚE U G	1806	°C53	0040	0050	1804	DCAB	0031	0724	17E7	C04A	0420	
19FF	122522	0014	INPF																

TABLE IID

HEX ADDRE	CHI	P, I)	NSTRUC	TION	WORDS	i+												
				1PF7	1 ji F q	1858	IRFO	INFF	1001	199F	11 05	1400	1196	0303	1FPC	0099	0051	1895
040F	140583	17DF	IFE6	1008	1 # 70	1844	1005	1817	0.059	10.54	0041	TFDE	0749	DC4A	0509	0140	1014	0427
0420	T4C583	0.56.0	ODOR	0008	0048	0106	0048	11F6	0090	6002	1722	0070	1762	0107	0051	1092	0000	DOF 1
0431	TMC583	0106	0012	0406	0256	1081	0EP6	1085	0107	OAF7	09FD	0940	0008	0487	02F3	0082	0477	DIFO
0442	T-C243	0101	AASE	0AD0	0040	0040	1034	0110	0107	9102	OATE	0106	0078	0940	0201	09F6	1986	DAOF
0453	140583	0131	1948	ON4F	97 40	1540	0309	000B	1004	OODA	0009	0009	1810	0467	DOFA	0589	0500	1004
0464	140583	0000	0000	0140	1002	0040	0041	1791	0041	1009	0054	0107	0091	1457	0465	1507	0145	1768
0475	TPC583	1899	0042	0445	0455	1189	1F93	0070	1154	04RS	0475	1016	DAAS	1534	0495	1005	0445	1514
0486	140583	0455	1806	0445	1781	DOAR	114F	0040	9042	1804	DAAR	0001	0107	0408	DEED	0407	0418	11110
0497	THESAS	1808	0495	1014	0075	0445	1804	0065	0495	1804	0055	0485	1804	0005	DADA	0350	0140	1067
0 A A A	THESA3	0030	1804	0700	094A	0022	0148	0202	0148	0204	0.00	0040	0400	1836	AFER	OF AB	1810	arer
0489	140583	0090	PCF3	0099	1809	0102	0088	0102	0094	1802	6F29	IBID	0064	0048	16 70	1810	0510	AE 60
DACA	THC 543	1806	0140	1807	0164	0214	0164	020	1075	1087	0.67	0520	1405	0644	0000	1010	1800	0109
OADR	THESAS	0210	0140	0910	1099	0 4 0 D	1841	153F	OCHR	1245	NEPC	1807	0064	0C7E	05540	1808	DEDA	1806

29

30

TABLE IIb

HEX	CHIP	INSTRUC	TION WO	ORDS+													
ADDRE	SS																
OAFC	TMC583	0040 0308	06DA	0E.09	0014	1010	0903	0908	0E29	1F2F	0064	0700	1809	0032	0940	0700	1818
OAFD	140583	OFD3 DCD2	2 1FC7	0107	0001	0427	01F0	0650	0140	0107	0072	0009	1405	0044	0004	164.1	1014
OBOF	THCSAS	12E0 1400	1046	1692	1967	1841	1000	1156	1660	1004	1//2	0720	0031	0002	0720	1010	0034
0815	140583	100 100	5 1045 1 ACED	1100	0 8 0 C	1811	1500	1804	0000	0100	0608	1551	0021	0001	0107	0445	BA77
0830	1-6503	1014 0444	5 0455	0147	1804	0485	1805	0407	1804	0485	0487	1004	0427	02F0	0485	1804	0300
0852	THC 583	0AF7 0008	DZFA	0131	DATE	00.00	0131	GAOF	0101	1428	1EA3	1457	174F	1749	0485	12FA	0475
0863	140583	11DP 0465	12EA	0445	1367	0083	1869	0901	0950	0140	0140	DADT	ATSO	0131	0A1F	0906	0976
0R74	THESAS	097F 097F	197E	097F	197F	946U	1524	0475	1804	0903	0348	0148	0509	01DE	1682	00430	0427
0885	TMC 583	BAFA DOF	0988	0048	050A	058E	0676	0076	1690	06900	0408	09F6	0980	NADE	0101	094 8	0088
0896	THC583	0084 1004	NA75	014A	0148	0148	1865	0500	0688	0500	1805	0400	0418	0465	1804	0045	0455
DBA7	THC583	1804 0099	5 0445	1804	0085	0480	OAIR	DIDE	0105	0184	0105	1660	0000	0405	0076	0364	0975
OBBA	140583	0953 0102	0980	0102	0131	0405	0111	6000	0004	1741	0210	1557	0004	0106	1740	0457	0256
0804	146543	0131 041	1 110H	0175	0175	0107	0175	0080	1010	NOPL	0148	0148	0509	OIDE	1684	0140	0427
OBER	THESAL	0956 0656	5 0988	0148	0508	NSRE	0676	0076	1644	0140	0306	OAF8	0181	0111	TEAF	1660	1582
OBEC	140583	1FAA 0100	0100	0100		• •			-								
0000	THCSB3	0100 0100	0 0100	0100	0100	0100	0100	0239	1F85	1095	1F71	OA1F	0106	0178	00FA	1	DAAZ
0011	THOSAS	05EU 0101	DADE	0131	DOAR	142E	0102	1FC3	0002	1677	0148	0102	0100	0102	0140	1836	0070
0055	TMC583	090A 0140	0939	1863	0504	1065	1410	0.045	1.0.0.0	0019	10100	1402	0102	OFER.	0621	OCFA	0699
0033	TMC585	1032 0000	1012	1072	0000	1805	AL19	1578	DASE	0100	0231	06F3	DAOF	0111	0175	ASPE.	0069
0,44	1-1-5-5	1085 0081	1 1364	1801	0445	1040	0001	1CFF	0048	0320	1805	5039	0089	171H	0088	8040	02F4
0[66	TMC583	1000 0107	7 0086	0148	1908	0140	0409	1806	0300	0800	0000	0000	DATE	0906	097E	0008	1805
0077	THC583	0931 0411	0309	1ADB	0455	1004	0091	0107	1027	1650	0990	1808	0000	1E69	OIDE	0000	1499
0088	140 583	0108 149	8033 (0720	1805	0800	1896	0100	0030	NED3	1F97	0E09	1595	0002	1595	0724	0084
0009	TMC 583	1805 OCR0	1403	0064	0054	0019	LODE	0040	0143	0080	1804	0406	0030	0007	0004	1008	0107
DCAA	THC583	0000 1853	5 0020	1827	0055	OCE4	9630	14FF	0080	1898	0026	0100	1450	0455	1783	1620	1876
OCBA	TMC583	1042 0004	A 0009	0251	0910	0107	1400	1418	1711	14475	1048	1245	0465	1648	0455	0445	0082
0000	100503	1921 0453	5 17.57 5 1/1AD	1660	GA1E	10000	0509	0107	1620	0004	1531	0465	0455	166D	1040	DADE	00F5
0000	THOSAL	0005 0005	5 AADD	1129	0445	167F	1831	0403	AHP	0239	0105	0108	10F4	n52C	0467	0983	15EC
OCFF	THC583	DUDU CCDI	3 0320	0520	1008	06930	0E24	1809	0060	0048	0320	1811	0000	1804	OF 36	0CR0	OFOA
0010	THC583	1467 DOF1	0031	ACDS	1061	0008	00CA	16ED	0107	OTDE	1804	0495	1025	0445	1029	0445	0455
0021	THC583	104F 1531	1696	1055	I DE S	162F	1570	0497	02F3	0111	OAIF	0603	0658	0619	1216	0000	0131
0032	140583	1473 0101	7 0906	A 4 1 7	02F6	2131	0415	0900	0148	0148	0148	1908	1581	0457	0.000	0121	0415
0043	140583	041F 1900	5 097F	047E	1975	0300	0308	16.51	00000	0208	1807	00048	0320	1805	0300	0186	0121
0054	THESHS	0108 085	1 02F0 1 0121	DADE	1042	0320	0121	OAIF	0106	0147	0250	0048	AP 30	0076	030A	1819	0086
0085	100503	0121 040	5 0121	naba	0102	1861	9606	NIDA	017F	0107	0070	1025	0176	0107	0630	0107	0000
0087	THOSAS	ICIP DAE	1 02FA	0131	0A1F	0206	0950	ODOF	0939	1850	0477	OCF6	9 R N 9	1000	0254	0239	1F52
ODAB	THESAS	0467 DCF	ALF	0100	194A	0508	180#	n#C7	0 9 F J	198B	0000	0A0F	0101	0005	1904	0008	1808
0049	TMC583	0427 06F	0 0 4 4 0	0437	09F0	017E	DASE	0400	OADA	19F6	0008	1400	0176	0176	0174	1710	1147
0084	140583	0105 0309	P AIDF	1004	0508	0467	0956	1002	0140	0446	0075	0470	0101	0100	6107	1108	1530
ODCA	1-0583	0002 020	1 1007	1 3 8 8	1010	0208	OBEL	1280	1585	0120	0121	041F	0106	0030	NA47	0254	OC7F
0000	1-6903	0072 030	9 010E	1320	1868	DOAL	0121	DADE	0111	0320	0121	OADF	0131	0099	0008	1808	030A
ODER	140581	1804 000	0107	0404	1725	0029	1076	OED4	0034	1870	009A	1867	0.080	1015	0107	0477	09F0
OFOF	THC5A3	0107 1FA	0 1910	1905	1900	1904	1908	3 8 F 4	1 A F F	1905	1900	0447	02F6	0131	041	0106	0300
0F 20	140583	1984 14F	D 1884	INEC	1 F2A	1 BE B	1524	1655	1550	1 BE D	177A	0467	1914	1442	0445	1F73	1247
0631	TMCSH3	1ADO 1AC	E 1ACC	1FOA	1ACA	1F04	1502	1100	1400	0088	0042	00004	0054	1041	0001	1800	INPO
0642	THESAS	14AF 18A	C 1FEA	I B B B B	1884	1222	1250	1 4 4 0	0107	0501	0007	0400	0148	IDAE	1876	184F	1544
0255	7°C583 760583	1 H H C 1 H H		1856	0.000	1860	0105	0004	OOCA	0052	0000	1FCA	1530	1850	1810	1840	1844
0675	THESAL	1848 183	4 1812	0100	0051	1825	0190	0148	0148	0105	0184	1416	1830	182E	1820	1E68	180E
DERG	THESAS	1929 192	5541 4	1820	1864	1004	0080	1848	0080	1014	0.051	1810	TAOF	1800	1848	1808	1E44
0E97	THC583	1804 180	5800 5	0040	1580	0219	1342	017E	0308	1956	0910	0000	1097	IFAA	0107	DATE	0100
0EAA	TMC583	BAUT ONFO	6 9670	0 A 0 F	0101	0408	0960	0.5E.P	0008	0008	0009	1111	OBDE	1000	0434	1407	(1437
OFRO	THCSAS	04F6 000	0 0901	0256	1003	0049	0415	0100	0948	0418	0504	1660	1365	0145	0375	0176	1409
DECA	THESAL	1134 1HO	6 0837 8 8494	1986 	0476	0466	1112	0145	1647	0300	0175	1809	0110	0001	1005	0038	1818
0000	1-65-5	0140 0444	0 0019	1810	0447	02F3	0289	1808	DADC	0045	0468	DANC	0085	0500	IRNa	0468	AAAO
DEFD	140583	0042 004	> 0002	0050	160F	1665	0100	0100	0100	0100	0100	0100	0100	0100	0100	0100	0475
OFOF	THESBS	164C 093	9 1014	0 A 1 F	0100	0948	0008	8008	0008	0940	OAOF	0101	0089	0040	1105	8400	177F
0F1F	T*C583	0104 010	5 0000	1443	0140	0646	0076	0 AF 8	0181	0100	0408	02F6	0201	0418	0455	0485	0231
0F 3.0	THOSAS	0418 1F9	0 0104	1FQA	1 F A F	1740	0401	0.101	0144	0.800	1005	0000	1404	0008	1400	1448	0000
0541	140583	1653 0461	• 1014 • 0311	1155	0140	0176	1975	0210	1981	OOFS	0055	0005	0475	1804	0085	0455	1804
0551	100303	0045 045	5 1804	0095	0445	1804	0085	0231	0418	0015	0400	0120	0633	DADE	0111	0406	0740
0F74	THESAS	0107 049	7 0263	0111	OATE	0100	0F 0.0	0111	NAOF	0101	0400	0404	0400	041F	0100	1844	0140
OFAS	THESAS	0303 0AF	A 0181	0131	0.04.P	1 F 20	0107	0603	0000	0045	1 F F A	0447	OAFA	0133	0≜1F	6970	6946
0F 96	140583	1944 041	8 1CON	0455	0400	1688	JFAL	n # # n	OPED	n á 1 F	0100	8700	1344	DADE	0101	1978	0040
0F A 7	THC583	0040 009	1 0041	0001	1CEF	1044	176F	0497	02E3	0111	OATE	0100	0948	P8F3	044	0980	0946
OFAA	THESAS	0053 005	3 6980	0111	DADE	0101	1643	1744	0107	1751	1664	15177	0200	0000	1010	6623	0457
0504	140583	0148 014		120.0	0022	ACCC	1014	0000	0000	0000	1804	0023	0000	1825	0002	0000	OCAC
01114	THURAL	OFDA 1FA	7 0064	OAFA	0141	030B	OPOR	1391	IFC4	0164	0663	0053	0303	0416	02F6	MAFR	0191
0.555	THESAS	0131 010	5 0404	IEED													
1000	THC5A3	1F50 1F4	C IF4C	1544	1F44	1846	1F84	1 F 3C	1F40	1 F 3 F	1F34	16 34	1F38	1650	1E34	1F32	1F24
1011	TMC583	1F2E IF2	C 1F1C	JFPA	1556	J ₹14	1655	1550	1 F O C	1510	1F1A	1504	1516	1086	1049	1F10	1 7 7 0
1055	TMC 583	IFFF IFO	A 1882	1ENA	1F04	IEFA	1500	IFFE	1662	1EFA	IFFR	TEDA	1654	1665	1602	1666	1660
1033	THC583	1858 1ED	2 1EE6	1152	16.04	1555	1 40	11.02	15.04	1146	1644	11.00	3894	1504	1600	1596	1847
1040	1-1583	1664 100	6 1898 6 1895	1800	1F OF	1542	1694	1844	1576	1671	1044	1842	1F7A	1692	1690	1692	1590
1035	THERE	1584 155	6 1895. 6 1888.	16.00	1664	IFRA	1F78	1584	1FAR	1582	IFF2	1EAA	1580	TERA	1876	1670	IFDA
1077	THCSBL	1870 187	2 1874	1664	1FA2	IE 68	1630	1600	1605	1F34	160	1F6A	1650	1650	1 F 4 F	1654	IF4A
1084	THC583	1F4A 1ES	4 1655	} F 4 4	1F4C	1E7C	1E3C	1632	1890	1F6C	1E34	1€3C	1 F 8 4	1626	1E3#	1604	1FOR
1099	THC583	1ESE IDE	E 10FF	1655	1F24	0910	1055	1650	1E46	1628	1E10	1610	IDEE	1604	1 DE 4	1055	IDFF
1044	THESAB	1624 INF	A 10FA	1E55	INF4	1065	1654	IDEE	1505	1000	1000	1606	1056	1004	1520	1054	1055
1088	140583	1060 106	4 10F2	0175	1410	10+0	1080	1080	10.04	TOUR	1.45.6	11/P A	1065	1000	T CAL 1	1.040	1

TABLE IIb

HEX	CHIP	INS	STRUCT	FION N	vorus-	•												
RUDRES																		
1000	TMC543	INFF	1094	1005	1045	TDE N	1046	1085	1094	1086	1085	1086	1045	1DAF	1DAE	IDAE	1094	1046
1000	THCSAN	1046	017E	1F21	1D74	1078	1046	1094	1070	108E	1084	1088	1088	1084	1062	1084	IDAE	1084
10EE	140583	1070	1072	1094	1065	198 2	1052	107E	1048	1084	1045	1060	1098	1080	1054	1005	1056	0107
10FF	THCSAS	1059	1034	105A	1040	1050	1050	1050	104E	105F	105E	1074	104C	1054	1065	1044	1044	1032
1110	THCSH3	1064	102F	104F	1030	1030	1D4B	1046	103F	1058	1032	1000	1014	1044	1016	0100	1FDP	1016
1121	THC583	1016	1022	1012	1074	1010	1016	1008	1004	1CFE	1044	1CFA	1010	1068	102E	1072	1060	1CEF
1135	TMCSA3	1CF2	1CF4	1051	1055	1050	1006	1024	1005	1006	1 C.E.O	1065	1C€4	0 4 4 7	1804	0437	0.5E.9	0487
1143	140583	1F55	5400	0091	0497	02F6	0131	041F	0100	0504	0131	040F	0101	0107	0051	1F00	0051	0131
1154	140583	0 A 1 F	0100	1F15	0105	0140	0408	0 7F 0	0116	0308	1624	017E	017E	1809	0000	1089	0400	0116
1165	THESAS	1091	OATE	0900	0509	1455	0467	1)2F3	0111	DA1F	0120	0409	1004	0007	0309	0400	1868	0107
1176	THESA3	0457	0 2F 4	0 A F 3	0121	061F	0100	0308	1030	OATE	0106	0103	0420	4320	0040	0040	N97F	0308
1187	TMC583	1809	0048	0C48	0976	0320	1809	1976	1986	0.6F3	0.5F.O	0A0F	0131	0708	1ECA	90£0	0497	02F6
1198	THESA3	0131	0 A 1 F	0100	0606	0048	0C4B	09.10	0040	0040	0630	0131	OADE	0101	0611	02E.U	0658	0619
1149	TMC583	1755	F A R	1744	0631	n A 1 P	0239	017E	n475	0455	0445	1176	0465	1972	0008	1974	0091	0004
1184	THC583	1F43	1887	0150	0406	USEU	0103	0107	0509	0501	1088	094R	02F6	0809	1008	0089	0008	ODOP
1108	TMC583	OPOR	1018	P001	10F9	8000	1005	OPOB	10FF	0401	n à F 7	0418	CAOD	1909	0059	0416	02F4	0131
1100	TMCSH3	OAOF	1510	0151	1403	1FH4	0105	OATE	0103	095P	0953	0 A O F	0111	0099	0 4 F 7	02F3	0111	0405
11ED	TMC583	0008	0004	1768	1F72	0100	0100	0100	0100	0100	0100	0100	0100	0100	A445	0910	1046	0501
11FE	TMC583	0447	0.3E.D	0101	DATE	0103	0101	040F	0121	0107	0C58	0040	030A	1000	0153	0153	0040	0040
120F	THESA3	1 Ann	0105	0800	172F	0920	0190	0153	0153	0194	0105	0400	0040	030A	1805	0907	0146	0107
1220	TMC583	0154	0509	0108	153F	0140	0154	09F3	06F3	0988	0148	0508	0588	0653	0053	1555	0080	0105
1531	THESAS	18F6	0160	04D0	0040	0308	1805	0160	0160	0986	0105	0008	015B	1830	0100	1645	0082	017E
1242	TMC583	198F	0005	0040	1004	0002	0219	0173	TROU	0303	0688	0419	0005	15FF	0219	0105	1367	0102
1253	146583	0487	02F0	0516	1006	0203	0000	1904	4450	09F3	1E09	ሳዳኮሳ	0487	0.6F.0	0640	0040	0007	1089
1264	TMC 583	0.08.0	0082	1491	0105	0447	02F0	0101	PAIF	0104	1865	0008	00CA	1094	1530	1006	0040	0091
1275	140583	0052	108E	1FBD	1854	0400	0308	1015	0708	1807	0948	0308	1805	0040	1604	1 E 9 F	0508	180F
1266	TMC583	A97	0.560	0009	1450	0101	041F	0904	0960	0060	0453	0994	0437	02F4	0960	OALA	OATE	0350
1297	140583	1804	0300	0708	0100	0153	043E	040C	8010	02F4	0164	0 4 0 E	OADC	8040	02F4	0164	1017	0308
124B	TMC 5A3	1006	0153	1823	0980	0163	0153	0984	1990	0437	0 7 F N	094A	0418	DASE	0308	1809	0105	0107
1289	TMC 583	1FER	1F#7	1658	017E	0082	0040	1991	0.000	1347	PABC	07DF	0016	0431	0418	0404	067E	0468
1501	TMC 583	1009	0616	0498	0498	0040	136.5	0700	0.00	0400	ne31	OATR	0404	OC7E	0468	0308	1805	0708
1508	THC 583	1074	9640	n 6 9 P	0 4 2 7	0.5E.0	181D	0107	0437	USEU	0158	0A2E	OAOC	640A	09F3	030A	1800	040E
15EC	TMC 583	0400	0437	0 2 F N	0.400	OATE	0A1E	0 A 1 E	n≜1E	043F	OAOC	0 A 0 A	09F6	0 4 0 E	0100	8040	DAFA	0676
12FD	TMC583	0174	0511	n#18	0158	OATE	0308	1808	VONE	1006	0939	1554	0008	0008	1184	0497	0 3 F 0	0101
130F	T#C5A3	0 A 1 F	0106	0905	0101	DADE	0131	1AR9	0448	0040	0116	19E4	13F7	0150	0107	0050	1866	0#1F
131F	146283	0100	0447	0 2F 4	0.6F 4	0948	032C	1805	0940	0720	1805	0 A 0 F	0101	n A A 7	0.92 D	0101	041E	0104
1330	TMC 583	0.0 8 4	TAED	16F7	1E4E	0100	0358	0101	0 & 0 F	0111	0008	OODA	1693	DAF7	01F0	0101	n a nF	0111
1341	140583	0.080	OAIF	n 20 3	0 & 0 F	0111	r 8 9 7	01F4	0121	0 A) F	0100	ሶሐብሳ	064B	1510	OANF	0101	0308	09F 0
1352	T 4C 5A3	1601	0447	0114	0040	0529	OIDE	1607	0064	0 4 2 7	09F6	06FA	0440	0060	052C	05AE	0676	0076
1363	THCS83	1660	0101	041F	0970	0944	0948	0903	0460	0▲37	05£0	06F0	0948	0418	OALE	0308	1809	0500
1374	140583	በያባል	0033	DIDE	0 A 3E	0400	0408	4 4 5 O	0176	0 A 0 F	0400	DAGP	03EV	0176	1015	0176	0176	0508
1385	140583	1823	0013	0948	0418	0415	0708	1809	0005	0989	1850	0003	043E	0400	0408	06F6	0 A 0 E	040C
1306	146583	0408	0.56.9	1083	0404	0104	0104	0404	0404	0404	0404	0004	0404	0404	0104	0404	0101	0 4 0 4
1347	THESHE	0 * 0 4	0080	1824	1845	0404	0404	0404	0404	9 A Q 4	0404	0404	0404	0404	0404	n n n n 4	0404	0404
138A	THC543	0404	0804	nn85	0000	0468	1654	0404	0404	n A n 4	0404	0404	0404	n 4 0 4	0404	0 4 0 4	0404	0404
1309	TMC583	0404	0104	0100	0.0.40	0095	1852	0009	0350	0105	0101	0 A 1 F	0104	0E24	0105	1980	0457	0 6 1 8
1304	TMC 583	ា 🗛 🛈 ដ	0104	0404	የልባዩ	0404	0404	0404	0104	0404	0404	0085	1831	8171	0072	1603	0000	0.045
13EH	TMC583	1508	041F	0100	n148	014A	0948	0956	0958	0953	1953	0953	0988	0103	0980	0983	0980	0980
13FC	TMC 583	6909	r153	0176	Udae													

HEX ADDRESS	CHIP	INS	TRUCT	'ION W	ORDS→													
1400	7*0571	0040	1030	OAIF	0400	DEAR	0E08	1838	0400	NAF H	1032	DA37	01F3		NOF3	0976	0170	0140
1411	TMC 571	0153	0153	0153	0153	0153	0400	0008	1775	0400	0015	DAGP	0099	0.004	TACD	DAAD	nafd	1465
1422	146571	0410	ORFR	1835	0498	0408	1005	8840	0400	0133	0040	1000	0478	0040	16F3	DDAR	1203	0105
1433	TMC 571	0140	0624	n A 1 🖗	0175	1804	0005	0465	1804	0085	0455	1804	0045	0445	9600	1508	0427	06F4
1444	T4C571	0095	0005	0437	09F4	0553	0544	1804	0724	0569	1804	0724	0050	1026	0624	0418	0455	0090
1455	140571	1804	0095	0445	DOPD	1804	0045	0224	0418	0324	1An4	0724	0407	0015	OA1B	0114	0105	0000
1465	T*C571	0.040	1335	0080	1839	8400	0085	0^65	0468	1841	OAA7	02F0	0101	0 A O F	0131	0 A 0 P	0 2 F O	0631
1477	TMC571	OCFA	0308	1304	0176	0176	1809	0417	0418	041F	DADC	OATE	OALE	OALE	0099	DAOF	1400	0408
1488	140571	02F3	0219	1643	0197	01F0	0007	0101	0A1F	0.000	8030	0C48	0908	0003	OCRO	0437	0 3 F ()	0048
1499	TMC571	0414	CALE	0308	1809	9700	0300	0133	01DE	0153	0A3E	0400	0408	1254	0176	NANE	1410	0408
1444	TMC571	02F6	0176	0308	1819	0706	1823	0176	0170	0988	0102	0323	0111	041F	0106	0437	07F0	0948
1488	140571	0418	041E	0175	0308	1808	0930	0980	0986	0980	0980	0989	1688	0102	4900	0008	1603	0447
1400	TMC571	0.5E.V	0101	OAOF	0121	0477	0350	06F0	0100	0164	NA 3E	0400	8040	02F4	0164	OAOE	DARC	0A0A
1400	TMC571	n 2F 4	ADOR.	1144	0308	1818	0176	0060	02F6	0176	0160	02F6	0708	1POF	0107	0004	1148	0148
14EE	THC571	1098	0100	0100	0100	0100	0100	0100	0100	0100	0100	0100	070A	1004	0009	0427	0A18	OAJF
14FF	TPC571	0400	OALE	0418	041E	0948	0506	040F	0131	0105	01DC	0108	0308	043E	0400	0408	02F3	0153
1510	TMC571	0 & 0 F	0400	8040	02F3	0153	1015	0153	0153	0969	1006	0024	1825	0437	02F.N	094A	81A0	OAIF
1521	T*C571	0308	1809	0105	0121	041F	0103	0.55.0	0308	0703	1829	0400	0400	0303	0497	0.5E.0	0131	041F
1532	T∾C 571	0106	067E	0050	19P4	DADD	0090	1565	OLAD	OBFR	10FB	0040	1820	041F	0906	02FA	0239	0639
1543	T*C571	1012	0105	0530	0 F 2 C	0105	19HE	0400	(AFH	1188	86AD	OADB	1005	0 & B B	OADD	0478	1948	0639
1554	TPC571	1811	162F	DOER	OOFA	0619	0323	0111	DASE	0104	1062	0C48	0009	1004	0000	0C4P	0050	0048
1565	726571	01 4A	0C 48	NARR	150E	nPFh	0606	041F	0.000	OC 4 R	AC 48	0[4P	0048	OC UP	0689	1004	0089	0053
1576	TMC571	0407	0010	1804	0447	NZFO	0053	4850	1053	0956	0076	0076	0974	0050	0111	0 A OF	1510	0897
1587	140571	0283	P111	n≜şF	0CDA	0111	CAOF	0131	n D 2 4	0165	0160	0160	096C	016E	9175	0175	0640	0954
1594	TMC571	0044	0046	(1944	9944	0DSL	1804	0900	0729	006#	1004	0F2C	096C	0064	0660	0427	U 3E U	0022
1549	TPC571	0054	nn 32	1 F E 1	0107	0920	0908	0158	0164	0164	6194	1F37	0051	0308	1149	0164	0164	1808
1584	TMC 571	0107	0177	09F.6	OATE	1003	0901	0050	0804	0440	0105	0004	1008	0808	0024	0704	1956	0964
1508	140571	0008	1807	0902	0729	644A	0418	DA1F	0100	0105	100E	0455	1808	0088	1E41	0788	1800	1445
1500	146571	1008	008A	IBUD	0950	0106	1096	6600	1936	0498	ANAN	1005	0488	4000	3040	0931	0418	0104
15EP	THC571	1076	9440	0939	100F	0070	5400	1800	0497	2900	DATA	OA6B	0041	AAAO	1EFF	91D2	1148	0102
15FF	140571	0146	017E	0175	017E	09DE	017E	DADA	0.35.0	030B	1544	0176	0176	1809	0105	0639	1834	1741

TABLE IIC

32

TABLE IIC

HEX	CHIP	. 11	NSTRUC	TION	WORDS	;→										-		
1405			AE 29	1000		0408	1005	0488	041F	0.603	0704	3040	0611		0404	ONSA	0468	0720
1600	746571	1805	0100	041A	0400	0105	0498	0498	0106	0094	1810	0400	0497	naja	0085	0095	046A	1804
1431	140571	0495	0400	ODEA	0078	1004	0709	1806	DATA	TATA	9150	064R	0418	0404	0601	0458	1009	0030
16/13	140571	0400	1804	0085	0446	0130	0108	0400	1804	0195	0208	0468	0400	0009	1806	0219	1 F 2 F	A4 P.O
1653	THC 571	0418	0404	0219	AAAA	1021	OCOR	1825	0103	0107	0901	02FA	OATA	0475	1040	0410	ARFR	1836
1655	THC 571	0404	0475	LARC	0619	0030	0500	1111	DAF 7	0980	0800	AAPO	1118	0000	0095	0075	6645	0196
1475	110571	0408	1005	DABA	0008	1006	RPAD	1807	0468	044B	0110	1910	0107	0445	0497	0253	0111	OAIF
1686	THC 571	0103	DAFA	DASA	1267	DAAD	OAFD	1005	PAOR	1160	0619	1804	0031	0648	0048	0647	16F3	0602
1697	TMC 571	009A	0649	1222	6614	0694	0694	0200	0605	0449	1000	0304	0088	1446	0030	1504	1970	0032
1648	THC 571	0614	0619	INER	0720	4540	0644	0544	0164	0210	0126	0440	DRFD	11CA	0480	0408	1008	0401
1649	T+C571	DOAR	1806	0454	1800	DACH	0440	OBFD	1182	040B	1009	0437	0.9F.0	0.940	0008	9050	1540	06F n
1604	THC 571	0048	INOF	D45A	042A	0400	OIDE	OADB	02F6	0280	0454	042R	0400	0C7E	0108	09F+	02F3	0280
16D8	TMC 571	5001	0708	1815	0619	1984	0148	0119	9801	0020	1806	0485	182E	0130	OADC	1044	0440	08ED
16FC	140571	1010	DARD	AGAO	100F	045A	0404	0405	1807	0048	1146	1890	0020	1804	0085	B A C A	0A3B	1810
16FD	140571	4510	0306	1ABF	0477	0.610	0076	PC 64	OAFR	0141	0103	0C7E	095E	097E	097E	097E	097F	097E
1705	TMC 571	097F	097E	097F	097E	N97E	0153	0153	0400	0931	B A 1 B	02F3	0445	1804	0085	0455	1804	0095
171F	140571	0465	1804	0045	0475	1804	0085	0280	097E	0931	0418	02F3	0590	1002	OACR	n A 3 A	0708	1 P 4 F
1730	140571	01910	0724	0008	1867	0400	0201	0418	0408	0 A 3 A	8 3 4 0	0 A 3 P	OACB	0107	CC4B	0003	06.90	0680
1741	140571	0690	OADA	0000	1144	1005	0044	0084	0091	0506	6699	1845	0004	0 A 1 F	1004	0529	134F	1F87
1752	140571	0280	0231	1005	0118	0408	n 4 3 8	0175	070A	1611	0400	0105	0500	PC 76	06DE	0100	n107	0130
1763	T4C571	0107	0477	OFFO	0048	18E1	0458	9540	OA0C.	0153	8949	02F3	0407	0418	0485	1904	0045	0495
1774	TMC 571	1894	0055	0445	1804	0045	0445	1404	n) 75	0500	0153	0408	92F3	0280	1405	0708	1837	0064
1785	TMC571	145 B	0141	0111	0400	0458	0458	0000	0724	0004	0477	0 K F A	1848	0408	0.5E.3	028P	0516	0448
1796	140571	1446	0608	0099	0402	0908	0040	0Ç40	5 8 P 3	0088	1816	070C	19E B	0149	05VE	0530	1170	0485
1747	146571	1953	0031	1957	0049	1987	0508	0418	0147	0 3 F 0	1015	0465	101F	0286	0131	OFOF	0111	0107
178A	146571	1018	PABC	0300	0101	0 4 N F	0404	0465	1805	1013	0494	0108	1005	OARP	0445	1804	0011	0487
1769	TMC571	OPFO	0101	nasF	0400	0447	06F0	0010	1804	0708	NANC	0948	06F6	0948	0418	0455	1804	0.085
1704	140571	0445	1800	n n 95	0845	P636	0418	1804	nn75	0468	0708	1625	0010	1051	0105	1 483	0105	0.50
1768	TMC571	0540	1845	0448) 86F	0009	1005	0030	1960	0497	0283	0111	0 A 1 F	0106	0076	n506	0 C 7 E	0111
17FC	TMC 571	0105	0131	0 0 2 1	1987													
			TAR	LE D	T				••				TAB	LE II	I-con	tinued	1	

	TABLE III		_ 30		TABLE III-continued	
PROGRAM CODE	FUNCTION	KEY(s)		PROGRAM COD	E FUNCTION	KEY(s)
00	0	0	-	44	Sum into Memory #	SUM
01	1	1		45	Y ^x	Yx
02	2	2		46	Insert Program Code	2nd, INS
03	3	3	25	47	Clear Memories	2nd, CMs
04	4	4	32	48	Exchange Display and	2nd, EXC
05	5	5			Memory #	
06	6	6		49	Multiply Display into	2nd, prod
07	7	7			Memory #	
08	8	8		50	Absolute Value	2nd, x
09	9	9		51	Back Step	BST
10	E1	2nd, E	40	52	Exponent Entry	EE
11	Α	Α		53	((
12	В	В		54	ì	Ś
13	č	С		55	, ÷	÷
14	D	D		56	Delete Program Code	2nd, DEL
15	F	Е		57	Engineering Notation	2nd, ENG
15		2nd, A	45	58	Fixed Point Notation	2nd FIX
17	B	2nd, B	12	50	Integer	2nd, INT
17	C1	2nd, C		60	Degree	2nd DEG
10		2nd, D		61	Go To	GTO
19	Clear	2ND. CLR		62	Indirect Program Page #	2ND PGM
20	Clean 2-d	. 2nd		02	moneet i togram i age #	2ND IND
21	2nd Investo Expetion	INV	50	67	Exchange Indirect Memory	2ND EYC
22	Inverse Function	INX	50	03	# with display	2ND IND
23	Clear Entry	CE		4	# with display Multiply Display Into	2ND PROD
24	Clear Endy	CLR		04	Indirect Memory #	2ND IND
25	Clear	and and		48	Multiply	v
26	2nd	2nd INV		05	Rause	2nd DAUSE
27	Inverse Function	and log		00	C To Hife of	2nd, r = t
28	log	and CD	- 55	0/	O = O = O = O = O = O = O = O = O = O =	2nd, $X = 1$ 2nd NOP
29	Clear Program	2nd, Cr 2nd, TAN		08	No Operation	2nd OP
30	langent	LDN		69 70	De diana	2nu, Or 2nd DAD
31	Learn			70	Radians Subsection Call	200, KAD
32	Exchange display and	A ⇔ I		/1	Subroutine Call	SDR STO IND
	T register	v ?		72	Store in Indirect	510, 2ND,
33	X ²	χ.	60		Memory #	IND DCL IND
34				73	Recall Indirect	KCL, ZND
	NX	14			Memory #	IND SUUL AND
35	1/X			74	Add Display into	SUM, ZND
36	Program Page	2nd, PGM			Indirect Memory #	IND
37	Polar to Rectangular	2nd, $P \rightarrow R$		75	Minus	
38	Sine	2nd, Sin		76	Lable Key	2nd, LBL
39	Cosine	2nd, COS	65	77	Go To #ifx ≧ t	2nd, $x \ge t$
40	Indirect Addressing	2nd, IND		78	Insert Data Point	2nd, Σ +
41	Single Step	SST		79	Mean	2nd, X
42	Store in Memory #	STO		80	Grad	GRD
43	Recall from Memory #	RCL		81	Reset	RST

35

	35	- - ,	(33,7	57		36
	TABLE III-continued				ТА	BLE IV -continued
PROGRAM CODE	FUNCTION	KEY(s)		Progra	am codes follo	wing an heirarchy address code (82)
82	Hierarchy Address	Not directly	-	SECO	OND DIGIT	HEIRARCHY REGISTER
83	Go to Indirect Address	GTO, 2ND	5		3 4	3 4
84	Operation Code Indirect #	2ND, OP 2ND, IND			6 7	6 7
85	Plus	+			8	8
86	Set Flag #	2nd, ST FLG			ŷ.	no operation
87	If Flag # Set, Go To #	2nd, IF FLG	10 .			
88	Degrees, Minutes, Seconds	2nd, DMS				
89	π	2nd, π				
90	List Program	2nd, LIST				TABLE V
91	Run/Stop	R/S	•			
92	Return	INV, SBR			<u>Coces</u> I	Following OP Code (69)
93	Decimal Point	•	15	CODE	ME	ANING
94	Change Sign	+/-	•			
95	Equals	=			Initi	alize for alphanumeric printing
96	Write	2nd. Write		01	Fill	far left quarter of print buffer
97	Decrement Register #	2nd, DSZ		02	Fill	next to left quarter of print buffer
	and Go To # when			03	Fili	next to right quarter of print buffer
	zero		20	04	Fill	far right quarter of print buffer
99	Advance Paper	2nd PAP	20	05	Prin	it the buffer as filled with OPS 01-04
00	Print	2nd PRT		06	Prin	t display plus contents of OP 04
	* max		-	07	Plot in d	asterisk in column number contained isplay register (0–19)
	TADLE IN			08	List	labels
	IABLE IV		_	09	Dov	wnload nage
Program codes	following an heirarchy addre	ss code (82)	25	10	Sigr	num
FIRST DIG	IT EUNCTION			11	Var	iance
FIKST DIO	II FUNCTION		-	12	Slor	be, intercept
0	store			13	Cor	relation
1	recall			14	v'	
2	conditional return	(second digit		15	x'	
	is ignored)		20	16	See	current partition RAM
3	sum into		50	17	Ren	artition RAM
4	multiply into			18	Ifn	ot error - Set flag 7
5	subtract from		~	19	Ife	rror - Set flag 7
6	divide into			20	\ \	in second ,
7	**			20		
8	**		26		} Inc.	rement memory 0-9
9	**		32	29		Server and and y v /
SECOND DI	GIT HEIRARCHY R	EGISTER	-	30	Y	
0	no operation		-			
1	1			30	Dec	rement memory 0-9
2	2			39		

TABLE VI

SCOMO 1,STOFE040F,RCLFE041F,REGELO.DIGITSEUSFD	SCOMD 2,STOF#040F,PCLF=041F,REC=H[,DIGITS=UNUSED
ADDRESS CONSTANTS1.2.3.5.4.7.8	40NRF\$\$ CONSTANT#1,2,3,5,6,7,8
CONSTANT 0=2302585092990000 \	CONSTANT 3227502435353323454
CONSTANT 1=0691147180559945	CONSTANT 33#555#034355330143
CONSTANT 20095310179400325	CONSTANT 3424353539234541442
CONSTANT 3=0009950330853168 8	CONSTANT 35#5501436504437506
CONSTANT ##0000999500333084 2	CONSTANT 3620503535355500343 (
CONSTANT 5=0000099995000333 0	CONSTANT 3725403035533044375
CONSTANT 6=0000009999950000 3	CONSTANT 38=3301437502435365
CONSTANT 7=00000009999999500 \$ 2	CONSTANT 3989254345454634355
CONSTANT 4=0745396163397450 -	CONSTANT 40=3202443308820144
CONSTANT 90009668652491200 0	CONSTANT 41=443307A24AA20444
CONSTANT 1020009999666686670	CONSTANT 42=0100703602610105 7
CONSTANT 11=0000999999666667	CONSTANT 03=2232020090330882 2
CONSTANT 12=000009999999667	CONSTANT 442943307A248A20444 🛛 🏹
CONSTANT 13=157079632679501C	CONSTANT 45=37#2034494010544 🗍 🔊
CONSTANT 14#314159265359000C	CONSTANT 46#433217A206441AAP \ 2
CONSTANT 15#572957795130401C	CONBTANT 47#3285330882539203 { >
CONSTANT 14#4375064353530482	CONSTANT 48#5353323454330782 {
CONSTANT 17=5403435501436504 1	CONSTANT 49#4539225450551782
CONSTANT 1443304437505435355	CONSTANT 50=2254178255184253
CONSTANT 19#2453535454634355 } &	CONSTANT 51=3908825392245430 0
CONSTANT 2000103859000433265 7	COMBTANT 57##253325407#23265
CONSTANT 21#5320825403435554 🔰 🎽	CONSTANT 53=5392501782653818
CONSTANT 22#32555418#2#59#53 } >	CONSTANT 5420006655908825353
CONSTANT 23##518#26532539254	CONSTANT 55#0165592218825385
CONSTANT 24=#355044353925#32	COMSTANT 56=65545908#2540000
CONSTANT 25=4355014353325403	CONSTANT 57#5459221882850693
CONSTANT 26#A594533320825403 M	CONSTANT 54=4253539254060355
CNNSTANT 27=3332540343450243 V	CONSTANT 59#4559221482855908
CONSTANT 2820343550543859453	CONSTANT 60#540000145540693
CONSTANT 29=7505435353923254	CONSTANT 61#18828559535388882
CONSTANT 30=5554034355330443	CONSTANT 6289345540693455922
CONSTANT 3120842540175034353	CONSTANT 63=000000092540100/

4,1	53	,9	3'	7
-----	----	----	----	---

	37	155,7	38							
Т	ABLE VIa		TABLE VII-continued							
LOCATONS	ROUTINE	- '	ALPHANUMERIC CHARACTER	ALPHANUMERIC CODE						
16-0-21-6	m,b	•	V	47						
21-7-23-1	XI	5	w	43						
23-2-24-2	Y	2	w v	43						
24-3-26-3	mean		A V	45						
26-4-29-2	variance		1	45						
29-3-34-4	standard deviation		2							
34-5-39-7	correlation coefficient(R)		0	02						
40-0-42-3	Σ+	10	2	03						
42-4-47-1	Σ-	10	2	04						
47-2-51-2	$\mathbf{R} \rightarrow \mathbf{P}$		3	05						
51-3-53-6	$\mathbf{P} \rightarrow \mathbf{R}$		4	06						
53-7-58-4	D.MS (degrees, decimal		5	07						
	point, minutes and		7	10						
	seconds)		7 P	11						
58-5-63-3	D.d (degrees, decimal	15	8 ·	12						
	point, fractional		y black	10						
	degree)		DIANK	20						
		- '	-	40						
			•	47						
-	LADI E VII		+	50						
	ADLE VII	_ 20	*	51						
	ALPHANUMERIC		V-	52						
PHANUMERIC CH	ARACTER CODE		· ·	53						
	13	-	"	54						
A	15		e	55						
в	15			56						
ç	15	25	, ,	57						
D	10		t	60						
E	17		07-	61						
F	21		10							
G U	22			62						
н	23		$\overline{)}$	63						
l ,	24	30	7	64						
]	20	50	,	65						
K	20		×	66						
L	27		а. Х	67						
M	30		2	70						
N	21		?	71						
U	32	25	, ÷	72						
P	33	35		73						
Q	5 4 36		ı. Y	74						
ĸ	30		Δ	75						
S			Ī	76						
Т	31		Σ	77						
Ŭ	41	40								
		40								
			TABLE VIII							

•

BCD	CHIP	P	ROG	RAM	co	DES	+											
ADDRESS		-																
0	140541	25	00	0.0	54	50	43	11	41	14	15	15	82	17	01	19	51	20
17	THESUI	29	21	73	22	91	24	14	26	09	27	64	29	52	30	95	35	31
34	THC541	33	63	34	80	36	51	42	4 A	44	31	45	26	46	20	46	72	47
51	146541	68	48	92	75	24	00	42	09	60	58	09	76	25	29	Ω.¥	42	01
84	THESUL	0.0	72	01	97	01	0.0	15	95	76	95	71	24	05	32	03	0.0	37
A5	140541	78	22	37	7 A	69	12	88	7 R	69	11	55	ря	22	7 A	69	14	53
102	THESAL	24	75	36	15	71	88	54	52	22	52	32	63	07	07	93	65	۵5
119	THE541	0.8	0.0	09	15	04	67	96	0.0	35	76	4.0	69	00	01	03	03	06
134	THC541	03	07	01	07	03	05	69	04	03	0.0	69	03	60	٥5	01	99	95
153	140541	75	11	9Å	99	62	0.0	11	99	92	76	12	98	99	45	0.0	15	99
170	THC541	92	76	13	9 A	99	62	0.0	13	99	92	76	14	9 A	99	65	0.0	14
187	THC541	90	92	76	15	QΑ	99	62	00	15	99	٩2	76	16	98	99	62	00
204	THC541	16	09	92	76	17	98	99	62	0.0	17	99	92	76	18	98	99	62
221	THESUI	0.0	18	99	92	76	19	9 A	99	45	0.0	19	99	92	76	10	8 P	d d
238	THCS41	62	0.0	10	99	92	76	19	85	53	74	75	01	54	65	43	07	85
255	THCS41	07	05	92	76	1 A	61	0A	11	01	55	44	01	43	07	55	44	0.5
272	THC541	92	22	97	05	0.0	53	75	01	44	01	43	07	44	05	73	n 1	65
289	THC541	73	02	61	0.0	3.0	92	55	97	٥5	0.0	69	75	71	0.0	20	73	a 1
306	TMC541	65	73	02	61	0.0	52	92	76	11	4 Z	n 7	99	9 P	65	76	12	-75
323	THCS41	32	01	95	65	43	07	85	n A	95	67	0.1	32	92	99	72	01	92
340	TMC 541	32	01	44	01	32	61	0.0	93	76	13	43	07	42	05	85	33	A5
357	THC 541	07	95	42	01	43	05	72	01	01	25	44	61	97	05	01	18	81
374	THESUI	42	04	42	0.6	43	04	A٩	07	95	42	03	75	43	07	75	Ŋ R	95
391	THC 541	42	05	43	04	19	42	50	73	50	50	32	-55	97	65	01	A A	01
408	THESAL	44	02	71	02	50	22	77	01	59	32	43	07	85	43	05	۴S	08
425	TMC 541	95	42	03	61	01	59	43	03	32	43	04	45	P 7	95	67	05	28
442	TMC541	42	0.2	01	94	49	66	43	07	85	01	95	42	05	73	02	63	03
450	THC 541	72	n 2	43	07	44	02	44	03	97	05	02	12	43	n 4	19	45	01
476	THESUI	73	01	49	0.6	29	67	03	31	43	07	42	15	43	04	19	42	02
493	THESUS	85	43	05	75	43	64	95	42	03	73	03	55	73	02	95	85	01
510	THCSUI	72	03	43	07	44	02	44	03	33	85	۸A	95	32	43	03	77	02
527	THESAL	97	41	01	94	65	73	02	95	74	03	61	02	69	01	52	44	05
544	THESUL	43	15	32	43	64	67	03	51	61	02	45	11	40	04	43	07	32

39

TABLE VIII

BCD	CHIF	,	PR	IOGR	MAS	COD	ES+												
ADDRE	SS																		
561	THESH	43	04	67	03	26	61	01	35	19	42	01	75	01	49	06	43	06	
57A	THESUI	Q A	Q.Q.	9A	92	68	6B	68	68	68	ьΒ	AR.	68	68	6B	6 ^R	76	14	
595	THE 541	42	05	92	45	63	43	07	33	85	07	95	42	01	43	05	12	43	
612	THC501	n 7	55	77	03	54	01	44	01	73	01	22	67	03	74	45	07	44	
629	THC541	01	01	44	05	43	03	77	01	99	92	61	0.5	27	10	17	11	07	
646	TMC 541	00	45	05		22	22	71	00	10	85	01	44	01	73	01	95	72	
680	101341	01	01	00	54	43	04	12	43	07	77	0.4	04	01	42	11.0	07	85	
697	THE 541	\$3	43	07	AS.	aí	54	33	95	42	01	75	43	07	75	43	n 4	42	
714	THE 541	115	95	42	05	٥n	71	60	52	85	71	0.0	20	73	01	95	55	73	
731	TMC541	n 2	95	72	01	01	44	04	43	04	32	43	07	77	04	52	89	01	
748	THC541	92	76	16	85	32	07	85	43	07	65	51	24	75	01	54	~~	42	
765	THC541	01	32	97	73	01 05	99	92	71	44	15	72	61	61	10	04	43	04	
700	140541	12	43	64	77	05	40	01	04	44	64	01	42	03	43	64	19	42	
816	THESAL	01	75	a 1	03	42	05	95	42	02	73	01	65	73	02	94	71	00	
833	140541	52	95	65	71	00	20	73	SO	95	12	01	01	44	03	43	04	32	
850	THCS41	43	03	25	67	15	69	01	42	03	-55	44	04	43	<u>n 4</u>	35	01	55	
P67	140541	67	05	69	43	84	19	42	01	85	43	03	45	05	95	42	02	73	
884	. THE 541	02	94	71	0.0	30	65	01	44	01	95	72	01	01	44	03	43	05	
901	140541	32	43	07	75	45	04			00	~	01	0.0	19	46	10	43	07	
918	141 341	37	43	10	42	n 1	113	63	42	02	43	07	75	ű.	05	85	01	95	
955	140.541	48	05	12	73	01	94	71	00	30	95	94	72	03	43	07	44	03	
969	1MC541	32	R5	01	95	42	05	32	77	06	95	32	43	04	67	0.4	0.6	85	
986	THESAL	01	95	42	05	43	n4	19	A5	01	95	42	03	43	05	19	42	02	
1003	TMC 541	43	03	45	01	43	07	75	43	05	85	01	95	4 P	n5	35	73	01	
1020	TMC541	65	73	8 Q	94	71	0 0	30	95	94	15	03	01	44	03	85	35	95	
1037	TMC541	42	15	32	43	07	77	07	55	01	44	04	61	06	85	44	01	42	
1054	TMC541	42	03	32	43	77	22	11	0.0	10	22	42	05	33	07	05	08	12	
1021	14075JI	41	05	76		90	45	41	0.5	AS	07	95	42	01	32	92	01	44	
1105	THC541	01	44	04	73	01	99	92	43	04	32	43	07	22	67	0A	60	01	
1122	THESUL	85	43	03	95	18	61	6.6	60	76	10	13	24	67	8.0	95	17	43	
1139	TMC541	06	¢٥	76	11	ä٩	04	48	03	43	64	9 A	99	97	76	15	75	35	
1156	THE541	01	95	65	43	Q 3	85	0A	95	42	07	35	98	92	76	50	72	07	
1173	THC 541	32	01	44	07	32	99	22	61	50	76	13	85	32	43	n4 74	75	01	
1190	TMC541	95	^5 // 8	43	N 1	85	0 1	00	42	7.07	52	07	12	01	80	51	14	03	
1207	THESAL	10.0	4 1	0.5	6.5	00	07	99	42	10	17	11	81	80	61	23	02	21	
1241	THESAL	05	45	73	01	AS	113	06	65	73	62	95	72	01	97	07	33	01	
1258	THCSAS	92	76	16	12	92	76	45	73	07	99	92	01	44	07	61	45	76	
1275	THC541	17	85	32	43	03	65	53	43	04	85	01	54	85	٨B	95	4 S	07	
1505	TMC541	32	98	92	76	60	72	07	35	01	44	07	32	99	92	61	60	76	
1309	THC541	18	43	03	75	35	08	95	94	42	01	76	52	43	03	85	53	45	
13/0	140543	04	42	07		01	74	01	45	72	02	97	07	50	95	48	63	84	
1360	780541	01	48	01	72	01	12	75	01	95	42	01	29	67	25	94	85	0A	
1377	140541	95	4 A	01	32	61	52	76	25	01	92	76	19	A5	32	07	85	43	
1394	THESU	03	45	43	04	95	42	07	35	98	92	76	57	73	07	99	95	01	
1411	THC541	44	07	61	57	76	10	43	01	44	03	42	01	43	02	4 R	<u>n 4</u>	42	
1428	140541	02	00	95	76	11	29	70	44	20	4 4	01	43	02	24	42	76	10	
1445	TMC501	4 11	04	4.0	0.5	45	0.1	92	76	17	10	94	69	03	49	04	15	32	
1479	THE 501	76	13	51	41	01	65	41	03	75	41	02	65	43	04	54	32	53	
1496	140541	43	01	65	43	04	RS	43	02	65	03	03	s a	42	02	12	42	0)	
1513	THC541	92	76	18	01	94	49	04	53	43	03	33	85	43	04	33	54	35	
1530	TMC541	40	01	49	02	13	95	76	14	1.0	36	05	12	29	67	10	34	05	
1547	THC541	16	13	36	05	17	92	76	19	36	05	16	10	36	05	15	10	14	
1204	1200543	42	10	17	10	50	05	12	27	57	10	30	07		10	50	70	1/	
1598	140504	76	1 1	10	04	23	02	76	12	70	11	01	12	11	02	22	37	12	
1615	THESUL	92	76	1.6	12	23	42	01	32	42	02	32	92	76	17	70	43	61	
1612	THESAL	22	23	32	43	02	37	42	02	32	42	01	92	76	13	12	33	53	
1649	THC541	32	65	76	52	02	54	37	42	5.0	32	42	01	92	76	14	12	34	
1666	THC541	53	35	55	61	52	76	15	01	42	n 3	00	42	64	36	04	10	36	
1683	140541	04	18	92	76	18	53	53	43	02	22	23	75	35	54	55	02	54	
1740	146501	42	75	10	70	55	25	44	01	75	- 1	54	35	20	44	02		74	
1734	146541	14	37	76	15	51	51	16	85	17	сц С Ц	55	33	AS.	51	52	22	52	
1751	1HC 541	ii	75	01	54	34	54	23	92	76	11	36	04	11	92	76	12	70	
1768	THESAL	53	43	01	3.A	65	36	05	10	54	32	53	43	01	39	65	36	05	
1785	THC541	18	54	42	02	32	42	01	92	76	13	70	53	43	01	39	45	36	
1802	THC541	05	1.0	54	32	53	43	01	38	94	65	36	05	1.8	54	42	62	32	
1419	THE 541	42	01	92	76	14	43	01	42	03	43	02	42	04	13	36	04	10	
1851	180541 186541	12	30	04	18	42	76	17	75	- 73 - 70	10	15	10	74 67	77	02	¬4	62	
1870	TMC541	57	26	1.7	22	10	12	15	01 94	72	0.0	10	17	73	01	75	10	- 14 5 1	
18A7	TMCSUL	57	01	75	11	01	ň	75	41	02	12	54	12	51 5τ	02	65	41	01	
1904	THC 541	54	22	37	55	02	54	32	53	53	53	43	01	33	AS	53	41	02	
1921	THESAL	85	01	54	33	54	55	53	43	01	33	85	53	43	50	75	01	54	
193A	THC541	33	54	54	53	55	64	54	42	05	32	42	11	97	76	11	42	04	
1955	THP 541	99	92	76	12	53	24	85	35	05	54	42	01	32	9A	95	76	50	
1972	TMC 541	72	01	32	01	44	01	37	99	92	61	50	76	13	98	99	42	03	
2004	100541	55	43	04	47	50	45	05	54	47	01	01 	44	07	/3 pe	0 1 7 7	76	60 54	
2023	TMC541	61	60	76	70	66	92	76	11	42	01	62	76	12	\$3	12	02	75	
5040	THESAL	32	43	0.1	54	42	03	93	0.0	01	42	٨A	32	92	76	13	02	05	

TABLE VIII

BCI	CHIE	<u> </u>	PRO	GRA	AM (CODE	:S+											
ADDRE	ESS	• •	74	• •	43	~ •				e i	5.0			15		••		E 0
2074	TMC541	42	64	85	42	05	54	42	17	12	05	36	00	- 3 <i>C</i> - 1 A	43	07	51	43
2091	THESUL	64	42	0.6	36	00	16	29	67	70	45	48	07	54	77	15	76	A O
210A	TMC541	53	53	43	64	85	43	05	54	55	02	54	42	06	43	0A	35	53
2125	TMC541	43	05	75	43	04	54	22	77	70	53	43	06	34	00	15	A5	113
2142	THE 541	n / 11 3	-54	29	67	70	77	45	45	06	42	05	A1 00	30	76	45	13	06 83
2176	THESUI	47	01	85	43	05	65	43	03	50	92	76	11	42	01	45	76	12
2193	140541	4,2	02	92	76	13	53	50	42	ns.	55	50	54	25	59	29	22	67
1155	140541	52	53	43	٥5	35	65	53	43	02	75	43	01	54	54	47	13	95
2227	TMC541	76	52	0.0	35	92	76	14	15	36	00	16	42	0.0	75	50	01	55
2261	1-1-141 TMC541	16	24	23	15	45	na n 2	10	P3 84	04	54	44	74	45	47	15	45	77
227A	THESHI	44	04	53	43	0.5	55	03	54	49	04	41	64	92	76	11	53	50
2245	TMC501	42	05	55	0.2	54	42	02	25	59	29	55	67	52	43	05	99	92
2315	140501	76	52	00	35	95	76	15	42	03	99	92	76	13	53	24	A5	35
2329	TMC541	06	54	42	01	35	98	92	76	50	72	01	35	01	44	01	32	99
2161	TMC501	76	45	01	22	14	01	51	71	0.1	45	54	58	03	13	01	22	04
2380	THE.541	0.1	ŝź	97	12	33	53	73	01	65	02	54	44	04	61	45	76	33
2397	THE 541	73	01	44	04	53	43	03	55	03	54	49	64	43	n a	9Å	99	92
2414	THC 541	76	16	53	53	43	16	33	85	43	01	33	75	43	02	33	54	55
2451	746541	0.2	55	43	06	55	43	01	54	55	19	87	0.0	97	47	05	86	00
2465	100341	42	04	86	0.0	61	57	76	68	42	05	87	10	90	76	10	22	B.
2482	THESUI	0.0	22	84	01	22	86	02	22	86	03	92	76	14	53	53	43	02
5499	THE 541	34	65	43	01	55	43	06	54	52	52	52	25	52	22	3A	52	22
2516	TMC541	52	42	04	94	85	01	94	-22	39	75	43	02	54	42	02	42	05
2550	THC501	45	05	76	15	54	43	06	33	85	43	01	33	75	02	65	43	0.6
2567	THC 5/11	02	61	57	76	90	42	05	43	01	51	10	76	RH.	42	202	61	10
2584	THESUI	76	17	43	04	92	76	18	43	05	92	76	11	42	06	92	76	12
2601	THC 541	42	01	95	76	13	ЦŞ	05	92	76	11	42	07	92	76	12	42	04
2618	THC541	92	76	13	42	PS.	92	76	16	53	01	94	25	30	75	43	04	75
2652	140541	45	0.3	75	47	03	63	6 FF	75	37	53	01	94	27	39	75	43	04
2669	THESUL	04	38	55	43	03	38	54	42	01	51	43	07	44	43	05	14	55
2686	THESUT	43	03	T A	54	42	02	A7	00	69	43	03	92	76	69	43	64	55
2703	THC541	86	0.0	92	76	14	43	01	97	76	15	43	02	92	76	18	53	53
2720	T#C541	43	07	85	43	01	45	43	02	54	55	02	54	42	06	53	43	06
2754	140541	51	23	4 5	75	15	43	67 5 a	54	24	22	43	0.5	22	43	01	54	65
2771	THE 541	n 1	29	47	01	- 3.A	77	48	23	76	48	43	01	65	76	12	22	A6
2788	THC541	0.0	22	86	01	29	42	50	77	88	23	43	ΝŻ	76	A.A.	92	76	13
2805	THC541	42	03	92	76	14	42	04	86	00	86	03	9 S	74	16	87	0.0	57
2822	THE 541	53	43	03	55	43	02	54	42	01	92	76	57	70	53	53	43	04
2856	140541	01	68	53	41	02	54	42	01	50	82	54 02	42	01	42	76	17	4 J
2873	THC 541	35	45	43	64	50	42	02	άp	76	69	70	53	53	43	01	55	62
2890	TMC541	54	3 A	65	02	54	6 5	76	1 B	53	43	01	A5	43	50	51	92	76
2907	TMC5#1	19	71	69	65	43	05	54	92	76	15	53	4 5	02	33	65	43	01
2941	THE 541	יכ	02	11	50	75	10	70	53	43	01	65	43	02	33	55	05	75
2958	THESUL	77	87	94	AA.	őí	76	87	53	42	03	τî.	22	21	65	02	65	89
2975	TMC 541	54	34	35	42	01	92	76	12	93	02	03	n 1	0.6	64	01	09	49
2005	THE 541	03	01	44	03	43	n 3	35	53	53	95	02	45	04	65	01	93	03
3009	THESAL	03	0.0	50	07	04	04	50	09	75	43	50	45	03	65	01	93	08
3043	THESAL	0.R	01	04	07	07	09	03	07	75	43	02	45	93	03	05	16	05
3050	TMC541	06	03	07	0 A	02	85	93	03	01	n 4	03	68	01	05	03	54	65
3077	TMC541	43	02	65	43	01	54	87	01	69	92	76	69	53	94	AS	01	54
3044	THESU	97	76	BB En	53	53	50	0.0	50	0.9	8.0	65	43	60	85 1.7	69	00 61	22
3128	140541	59	61	23	07	54	a 2	0.9	55	41	67	65	05	22	28	54	51	55
3145	THC541	05	22	26	54	92	76	13	71	8.R	53	24	65	53	43	11	75	43
3162	140501	10	54	76	37	85	43	10	54	42	07	7 A	43	07	92	76	1 8	70
3179	TMC541	71	A A A A	42	08	71	RR Out	53	53	24	65	02	65	89	54	39	65	53
3213	THC541	71	25	63	76	15	42	54 A9	34	76	4 4	42	10	37	76	10	20	11
3230	THC541	62	76	13	29	67	79	76	89	43	61	49	04	97	01	AQ.	76	3A
3247	THC501	43	64	87	01	39	92	76	14	29	67	79	19	97	02	14	61	3A
3264	THC541	76	15	29	67	79	19	43	05	22	49	64	97	02	15	61	34	76
1000	THC541	79	01	42	n 4 20	61	34	76	11	32	22	86	01	61	42	04	42	03
3315	THESAL	67	88	86	01	76	AA	72	03	50	76	30	60	19	21	64	د יי د ک	76
3332	TMC 541	19	43	01	49	64	01	22	44	01	92	76	12	32	02	42	03	32
3349	T*C541	17	32	43	01	77	30	0.0	35	92	76	30	43	92	92	76	A 7	43
1346	TMC541	05	72	01	44	04	01	40	01	53	43	04	55	32	54	92	76	12
3400	100341	42	0 7 8 A	01	91 74	90	01 71	44	113	μn	0 J	32 // Z	4 5 A 6	92 44	11	r 7 72	6 M	42
3417	THC541	44	01	43	01	32	53	43	62	RS	05	54	77	77	06	42	n1	76
3430	THC 541	77	53	43	84	55	43	02	54	92	76	79	0.0	35	92	76	10	22
3451	140541	86	01	0.6	42	01	00	42	03	42	04	92	76	11	29	67	79	25
9488 3885	140541	17	79 8≓	42	0 2	32 75	43	12	59	25	47 65	79	42	76	16	53	53	43
3502	TMC501	16	65 65	41	0.4	17 54	92	76	18	51	16	45	41	12	54	92	76	19
1519	THC 541	18	53	24	45	43	n 9	54	92	76	10	29	5.8	62	92	76	71	53
3536	140541	43	n 4	55	43	03	54	92	76	55	53	71	71	51	55	43	ήq	23
3375	TMC541	74	20	01	97	76	11	47 11 E	25 67	42	01	92 97	75	72	53 74	01	0 N 6 7	00
			- 4		1					01		- 14	<pre>c> /</pre>	17	10	10	~ /	r 1

BCD	C
ADDRESS	

BCD	CHIP	P	ROG	RAM	co	DES	÷											
DRESS						c 7	• •				• •					•		
3604	746541	43	17	92	76	21	51	41	01	55	28	67	42	43	61	54	42	03
3621	THESUL	ŝ	76	13	67	23	42	03	92	76	24	53	43	03	65	43	0.9	45
363P	THC541	43	01	54	42	04	92	76	14	67	24	42	04	92	76	11	61	03
3655	THC541	78	76	12	A1	5 O	٥Š	76	13	61	n 4	43	76	14	61	05	03	76
3672	140541	15	61	05	39	01	42	09	07	94	25	28	35	53	43	04	55	43
3854	TMC541	77	54	47	10	87	03	01	36	87	n4 • 0	01	36	53	24	55	43	01
1721.	THE 541	00	80	43	1,0 5 A	37	41	47	54	51	24	30	42	10	47 5.4	14	11	51
3740	146541	43	14	55	43	0A	75	41	01	65	13	12	55	41	09	55	44	08
3757	140541	54	A7	01	01	20	53	24	65	43	69	75	43	14	54	22	49	13
3774	140541	43	13	44	08	44	09	50	77	0.0	45	61	n2	A n	53	43	05	55
3791	THC541	43	03	85	a 2	14	43	01	49	14	75	43	10	54	42	0.4	53	43
3808	TPC541	01	45	33	55	02	45	43	14	55	63	01	54	87	03	01	84	53
1842	THC541	36	18	18	22	77	97	07	43	14	54	28	44	0 B 6 L	43	54	44	24
3449	THESAL	85	43	10	55	43	01	55	43	12	75	41	10	54	42	11	53	43
3876	140541	06	55	43	DA	75	43	01	55	43	12	55	43	09	55	41	08	54
3493	THC541	87	03	05	55	53	54	65	43	09	A5	43	96	54	53	24	AS	43
3910	THESAL	14	55	43	12	55	43	09	54	55	49	13	43	13	44	0A	44	09
19//	140541	50	25		91	75	43	16	07	6 J		00	79	29	67 63	50	95	h/ A0
3941	140541	87	62	03	19	87	04	03	19	01	49	11	40	10	51	43	04	65
3978	140541	43	08	54	87	01	03	54	A7	62	03	54	94	44	10	53	43	05
3995	146241	65	43	08	54	94	44	11	61	03	56	44	11	43	11	23	42	11
4012	140541	43	10	23	94	44	11	43	09	53	35	49	11	43	11	67	03	B1
4029	THC501	A7 22	03	01	42	01	94	42	11	94	58	0.0	6 M	92	68	M7 5E	01	04
4063	THC 541	18	61	64	25	36	18	17	61	0.0	26	36	18	14	53	24	55	51
4080	THESAL	41	0.4	75	43	05	55	43	12	54	54	35	67	64	46	67	03	91
4097	TMC541	42	13	58	0.5	68	95	68	87	01	() (i	83	R7	02	04	77	A7	03
4114	TMC541	n 4	71	36	18	19	61	04	86	36	18	18	61	04	R6	36	18	17
0188	786541	01 54	04	85	36	1.	16	53	24	65	43	03	85	43	05	55	03	12
4165	THE 541	.87	64	05	21	36	18	18	53	51	24	65	al	01	75	43	04	54
41#2	THCS41	94	65	43	12	54	67	05	42	67	05	10	112	05	58	02	68	92
4199	140541	76	16	86	01	92	76	17	86	02	92	76	18	86	03	92	76	19
4216	146541	86	04	92	76	10	25	86	01	55	86	02	25	86	03	22	86	04
4250	1465/11	01	47	67	50	04	29	42	70	74	73	93	16	07	45	01	~~ = 1	02
4257	THC541	01	29	22	77	79	22	59	22	44	01	65	04	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	28	58	12	03
4244	THC541	35	01	05	n R	01	77	79	03	65	32	53	53	43	01	55	nt.	0.0
4301	THC541	0.0	54	42	01	22	59	22	84	01	65	01	00	00	50	42	65	77
4318	TMC541	79	01	03	32	43	01	77	79	53	03	06	05	65	43	03	85	43
4352	TMC541	01	22	44	01	76	77	52	41	03	55	02	54	50	75	51	93	07
4369	140541	05	AS	53	43	03	55	őí	no	0.0	54	59	65	93	07	05	54	59
4386	THC541	54	9 <u>2</u>	74	11	10	42	80	00	92	76	12	10	47	05	0.0	92	76
0003	THESU	13	53	43	05	75	43	04	54	92	76	14	53	53	10	42	01	94
8417	THC501	51	13	75	34	07	67	82	45	0] 51	38	50	15	15	32	01 E/I	00	75
4454	THESOL	18	94	76	17	32	01	22	44	62	51	02	45	41	02	85	32	54
4471	THC 541	50	92	76	12	53	36	15	71	AR	45	01	00	02	03	85	01	54
4448	THE 541	59	42	03	0.0	42	04	92	76	14	24	83	04	92	76	16	60	85
4505	THESAL	02	15	01	50	94	95	76	19	53	01	00	75	43	05	54	92	76
4519	THESAL	82	10	73	10	62	76	11	64	76	13	21	24	85	45	5.4	72	44
4556	THC541	97	76	11	10	92	76	16	22	76	17	ÂA.	0.0	54	02	92	76	18
4573	140541	42	07	92	76	19	53	35	65	83	07	54	29	36	1.4	12	92	76
4590	THC541	14	29	36	18	11	43	06	42	03	54	36	18	71	24	42	06	92
4617	1-5941	/0 95	15	10	00	34	42	05	92	76	34	42	06	92	76	12	53	9 M
4641	TMC541	94	22	28	54	22	88	58	04	92	76	13	51	24	65	61	15	76
4658	THESAL	14	53	35	65	61	15	76	11	SA.	69	AA	42	01	92	76	11	53
4675	THC501	24	65	05	93	05	04	54	92	76	12	53	24	A5	93	03	0.0	14
4642	TMC541	08	54	92	76	13	53	24	65	93	09	01	64	04	54	92	75	14
4726	1-1-541 THESAS	45	91	07	01	43	0 0	00	04	03	04	08	54	92	16	15	22	74
4743	THC541	92	76	17	35	12	15	92	76	18	35	13	15	92	76	19	11	14
4760	140541	35	92	74	10	35	15	35	92	76	11	51	\$3	20	75	03	n2	54
4777	THE541	65	05	55	09	54	95	76	15	53	24	65	93	66	ν5	n9	٥5	07
4794	THESUL	03	05	02	09	06	54	92	76	13	53	24	45	03	93	07	80	05
4828	1 PL 341	64 64	01	01	n7 62	6 M	1744 1014	74	92	76	14	55	70 51	65 24	62 62	07	93	05
4845	THESAL	03	05	09	02	03	07	54	62 02	76	16	51	24	65	01	73 91	0A	85
4862	THESAL	03	62	54	92	76	17	35	12	35	97	76	18	35	13	35	92	76
4879	THCSAS	19	35	14	35	92	76	10	35	15	35	92	61	11	92	92	92	92
4996	THC541	95	92	92	92	92	92	23	92	92	92	92	02	92	92	92	97	92
4915	106541	97 93	45	47	59	47	92	92 0 3	56	59	59	97	69 60	92	45	97	92	92
4947	THESAL	92	92	÷2	92	92	92	6 2	92	92	οŽ	42	6 2	42	62 5	92	92	50
4964	THESOI	97	92	92	92	92	92	95	92	95	92	97	92	92	92	92	92	SP.
4941	140541	92	95	97	92	92	92	92	95	95	٥7	97	92	95	92	92	95	92
6444	+=1.541	42	42															

What is claimed is:

1. In an electronic microprocessor system, having a keyboard, output means for outputting data, a data memory for storing data, an arithmetic unit for performing arithmetic operations on the data stored in said data 5 memory, and a first nonvolatile memory for storing groups of instructiion words for controlling the arithmetic operations performed by said arithmetic unit, the combination which comprises:

- (a) a second non-volatile memory for storing a plural- 10 ity of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in first non-volatile memory, said second non-volatile memory being disposed in a module having a plurality of electrical 15 contacts:
- (b) a receptacle for temporarily interconnecting the contacts on said module with said microprocessor system:
- (c) keyboard logic means for decoding inputs re- 20 ceived at said keyboard;
- (d) means for addressing said second non-volatile memory to read out preselected sets of program codes, said means for addressing said second memory including a counter responsive to selected in- 25 structions outputted from said first memory;
- (e) means for addressing said first non-volatile memory in response to the program codes read out of said second non-volatile memory, said means for addressing said first memory including a first pro- 30 gram counter selectively responsive to said keyboard logic means and said program codes outputted from said second memory.

2. The electronic microprocessor system according to claim 1, wherein said first and second non-volatile 35 memory are first and second read-only-memories, respectively.

3. The electronic microprocessor system according to claim 1, further including means for loading said counter in said means for addressing said second read- 40 only-memory with a multibit number stored in said data memory.

4. The electronic microprocessor system according to claim 3, wherein said data memory comprises a plurality of registers and a multibit register coupled to the 45 output of said arithmetic unit.

5. The electronic microprocessor system according to claim 4, wherein said keyboard logic means includes a keyboard register, the contents of which are loaded into said first program counter in response to a particu- 50 lar instruction word outputted from said first read-onlymemory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

6. The microprocessor system according to claim 5, 55 further including means for loading said keyboard register means with the contents of said multibit register connected to the output of said arithmetic unit in response to a given instruction word outputted from said first read-only-memory, whereby said arithmetic unit, 60 multibit register connected to the output thereof, keyboard register means, and means for loading said keyboard register means provides said means for loading said counter addressing said second read-only-memory with a multibit number stored in said data money.

7. The electronic microprocessor system according to claim 6, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.

8. The electronic microprocessor system according to claim 7, wherein said electronic microprocessor system is provided in a programmable calculator.

9. The electronic microprocessor system according to claim 1, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.

10. The electronic microprocessor system according to claim 9, further including means for loading said counter in said means for addressing said second readonly-memory with a multibit number stored in said data memory.

11. The electronic microprocessor system according to claim 10, wherein said keyboard logic means includes keyboard register means for loading said first program counter in response to a particular instruction word outputted from said first read-only-memory and for loading said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

12. The electronic microprocessor system according to claim 10, wherein said keyboard logic means includes keyboard registers, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-onlymemory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

13. The electronic microprocessor system according to claim 1, wherein said keyboard logic means includes keyboard register, the contents of which are loaded into said first program counter in response to a particular instruction word outputted from said first read-onlymemory and loaded into said counter addressing second read-only-memory in response to another instruction word outputted from said first read-only-memory.

14. The electronic microprocessor system according to claim 13, further including random access memory means for storing a user defined program comprising of a selected sequence of key pushes at said keyboard, said selected sequence of key pushes being stored as a sequence of program codes therein and means for loading said program codes stored in said random access memory means into said first program counter.

15. The electronic microprocessor system according to claim 1, wherein a plurality of said second nonvolatile memories are provided in a plurality of modules, each one of said plurality of second-non-volatile memories storing different sequences of program codes, at least one of said modules including the second nonvolatile memory disposed therein, being receivable in said receptacle at any given time.

16. The electronic microprocessor system according to claim 15, wherein said electronic mircoprocessor system is provided in a programmable calculator.

17. The programmable calculator according to claim 16, wherein said calculator includes a case in which said data memory, arithmetic unit receptacle and first nonvolatile memory are disposed, said case having an opening adjacent to said receptacle for temporarily receiving at least a selected one of said modules.

65

35

55

18. The programmable calculator according to claim 17, wherein said first and second non-volatile memory are first and second read-only-memories, respectively.

19. The programmable calculator according to claim 17, further including a magnetic card reader for reading 5 magnetic cards providing storage for programs including a plurality of program codes, a program memory for storing program codes read by said magnetic card reader, means for reading out of said program memory said program codes and means for addressing said first 10 non-volatile memory in response to the program codes read out of said program memory.

20. The programmable calculator according to claim 19, wherein said input means includes a keyboard and wherein said calculator may be selectively placed in a 15 learn mode or run mode at said keyboard and wherein said calculator further includes means for storing the program codes according to the keys depressed at said keyboard in said program memory when said calculator is in said learn mode. 20

21. An electronic microprocessor system, having input means for receiving data and for receiving input commands, said input means including a keyboard, output means for outputting data, a data memory for storing data received and data to be outputted, an arithmetic unit for performing arithmetic operations on data stored in said data memory, and a first non-volatile memory for storing groups of instruction words for controlling the arithmetic operations performed by said arithmetic unit, the combination which comprises: 30

- (a) a second non-volatile memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in said first non-volatile memory;
- (b) keyboard logic means for decoding inputs received at said keyboard;
- (c) means for addressing said second non-volatile memory to read-out preselected sets of program codes in response thereto, said means for addressing said second memory including a counter responsive to selected instructions outputted from said first memory;
- (d) means for addressing said first non-volatile memory in response to the program codes read-out of said second non-volatile memory, said means for addressing said first memory including a first program counter selectively responsive to said keyboard logic and to said program codes outputted from said second memory; 50
- (e) magnetic card reader means for receiving program codes stored on magnetic cards;
- (f) program memory means for storing program codes received by said magnetic card reader means;
- (g) means for addressing said first non-volatile memory in response to the program codes read-out of said program memory means; and
- (h) wherein said means for addressing said first memory is further responsive to the program codes 60 outputted from said program memory.

22. The system according to claim 21, wherein said first and second non-volatile memories are first and second read-only-memories respectively.

23. In an electronic microprocessor system of the 65 type having a keyboard, an arithmetic unit for performing numerical operations on data, a first memory for storing a plurality of groups of instruction words, a first address register for addressing the first memory, key-

board logic means for inserting addresses into said first address register in response to key depressions at said keyboard and instruction word decoder means for controlling the arithmetic unit in response to instruction words outputted from the first memory, the combination which comprises:

- (a) a second memory for storing a plurality of sets of program codes, each program code being effective for addressing a preselected group of instruction words stored in the first memory, the second memory being disposed in a module having a plurality of electrical contacts;
- (b) a receptacle for temporarily interconnecting the contents on said module with said microprocessor system;
- (c) a second address register for addressing the second memory;
- (d) means for inserting a preselected address into said second address register in response to the depression of a "program" key at said keyboard;
- (e) means for comparing the program code stored at said preselected address with a numerical value inputted at said keyboard after the depression of said "program" key; and
- (f) means for displaying an error condition when the results of the comparison indicate that the numerical value inputted after the depression of the "program" key is greater than the numerical value of the program code stored at the preselected address.

24. The system as defined in claim 23, wherein said first and second memories are first and second read-only-memories.

25. An integrated circuit disposed in a module, the module being temporarily receivable in a receptacle of a calculator and the calculator including an instruction word memory for controlling the operations performed by the calculator, the integrated circuit comprising:

- (a) a program memory for storing a plurality of program codes, each program code having two fourbit digits and being adapted for use by said calculator to address said instruction word memory;
- (b) an address register for addressing the program memory;
- (c) an instruction decoder responsive to bit serial instructions generated by said calculator;
- (d) first means coupled to said program memory for outputting the four most significant bits of the addressed program code in serial to said calculator in response to said instruction decoder decoding a "FETCH HIGH" instruction from said calculator; and
- (e) second means coupled to said program memory for outputting the four least significant bits of the addressed program code in serial to said calculator in response to said instruction decoder decoding a "FETCH" instruction from said calculator.

26. The system according to claim 25, further including means for incrementing the address in said address register in response to a decoded "FETCH" instruction.

27. The system according to claim 26, wherein said address register stores a four digit address and further including means for outputting to said calculator in serial the contents of a sequentially different digit position of said address register each time said instruction decoder decodes an "UNLOAD PC" instruction from said calculator.

* * * *